# **Chapter 13 Output Stages and Power Amplifiers**


- 13.1 General Considerations
- 13.2 Emitter Follower as Power Amplifier
- 13.3 Push-Pull Stage
- 13.4 Improved Push-Pull Stage
- 13.5 Large-Signal Considerations
- 13.6 Short Circuit Protection
- 13.7 Heat Dissipation
- 13.8 Efficiency
- > 13.9 Power Amplifier Classes

# **Why Power Amplifiers?**



- Cell phone needs 1W of power at the antenna.
- Audio system needs tens to hundreds Watts of power.
- Ordinary Voltage/Current amplifiers are not equipped for such applications

### **Chapter Outline**




### **Power Amplifier Characteristics**

- Experiences small load resistance.
- Delivers large current levels.
- Requires large voltage swings.
- Draws a large amount of power from supply.
  - Dissipates a large amount of power, therefore gets "hot".

#### **Power Amplifier Performance Metrics**





### **Emitter Follower Large-Signal Behavior I**



#### > As $V_{in}$ increases $V_{out}$ also follows and $Q_1$ provides more current.


# **Emitter Follower Large-Signal Behavior II**






#### However as V<sub>in</sub> decreases, V<sub>out</sub> also decreases, shutting off Q<sub>1</sub> and resulting in a constant V<sub>out</sub>.

#### **Example: Emitter Follower**




$$V_{in} - V_T \ln \left[ \left( \frac{V_{out}}{R_L} + I_1 \right) \frac{1}{I_S} \right] = V_{out}$$
$$V_{in} = 0.5V \Longrightarrow V_{out} \approx -211 mV$$
$$V_{in} = V_T \ln \frac{I_{C1}}{I_S} + (I_{C1} - I_1) R_L$$
$$I_{C1} \approx 0.01 I_1 \Longrightarrow V_{in} \approx 390 mV$$

### **Linearity of an Emitter Follower**



#### As Vin decreases the output waveform will be clipped, introducing nonlinearity in I/O characteristics.


# **Push-Pull Stage**



As V<sub>in</sub> increases, Q<sub>1</sub> is on and pushes a current into R<sub>L</sub>.
 As V<sub>in</sub> decreases, Q<sub>2</sub> is on and pulls a current out of R<sub>L</sub>.

CH 13 Output Stages and Power Amplifiers


# I/O Characteristics for Large V<sub>in</sub>



$$V_{out} = V_{in} - V_{BE1}$$
 for large  $+V_{in}$   
 $V_{out} = V_{in} + |V_{BE2}|$  for large  $-V_{in}$ 


For positive V<sub>in</sub>, Q<sub>1</sub> shifts the output down and for negative V<sub>in</sub>, Q<sub>2</sub> shifts the output up.

# **Overall I/O Characteristics of Push-Pull Stage**



> However, for small  $V_{in}$ , there is a dead zone (both  $Q_1$  and  $Q_2$  are off) in the I/O characteristic, resulting in gross nonlinearity.


# **Small-Signal Gain of Push-Pull Stage**



The push-pull stage exhibits a gain that tends to unity when either Q1 or Q2 is on.


When Vin is very small, the gain drops to zero.

#### **Sinusoidal Response of Push-Pull Stage**




For large Vin, the output follows the input with a fixed DC offset, however as Vin becomes small the output drops to zero and causes "Crossover Distortion."

### Improved Push-Pull Stage



> With a battery of  $V_B$  inserted between the bases of  $Q_1$  and  $Q_2$ , the dead zone is eliminated.


# Implementation of V<sub>B</sub>




Since V<sub>B</sub>=V<sub>BE1</sub>+|V<sub>BE2</sub>|, a natural choice would be two diodes in series.

 $\succ$  I<sub>1</sub> in figure (b) is used to bias the diodes and Q<sub>1</sub>.

#### **Example: Current Flow I**




#### **Example: Current Flow II**



$$V_{D1} \approx V_{BE} \rightarrow V_{out} \approx V_{in}$$
  
If I<sub>1</sub>=I<sub>2</sub> & I<sub>B1</sub>≈I<sub>B2</sub>  
→ I<sub>in</sub>=0 when V<sub>out</sub>=0


# **Addition of CE Stage**



> A CE stage ( $Q_4$ ) is added to provide voltage gain from the input to the bases of  $Q_1$  and  $Q_2$ .

CH 13 Output Stages and Power Amplifiers


# **Bias Point Analysis**



For bias point analysis, the circuit can be simplified to the one on the right, which resembles a current mirror.

The relationship of I<sub>C1</sub> and I<sub>Q3</sub> is shown above.


# **Small-Signal Analysis**



$$A_{V} = -g_{m4}(r_{\pi 1} || r_{\pi 2})(g_{m1} + g_{m2})R_{L}$$

Assuming 2r<sub>D</sub> is small and (g<sub>m1</sub>+g<sub>m2</sub>)R<sub>L</sub> is much greater than 1, the circuit has a voltage gain shown above.


### **Output Resistance Analysis**



$$R_{out} \approx \frac{1}{g_{m1} + g_{m2}} + \frac{r_{O3} \| r_{O4}}{(g_{m1} + g_{m2})(r_{\pi 1} \| r_{\pi 2})}$$

> If  $\beta$  is low, the second term of the output resistance will rise, which will be problematic when driving a small resistance.

### **Example: Biasing**



CE 
$$A_V = 5$$
  
Output Stage  $A_V = 0.8$   
 $R_L = 8\Omega$   
 $\beta_{npn} = 2\beta_{pnp} = 100$   
 $I_{C1} \approx I_{C2}$ 

$$g_{m1} + g_{m2} = \frac{1}{2\Omega}$$


$$g_{m1} \approx g_{m2} \approx (4\Omega)^{-1}$$

$$I_{C1} \approx I_{C2} \approx 6.5mA$$

$$r_{\pi 1} \parallel r_{\pi 2} = 133\Omega$$


$$I_{C3} \approx I_{C4} \approx 195\mu A$$

# **Problem of Base Current**




195 µA of base current in Q<sub>1</sub> can only support 19.5 mA of collector current, insufficient for high current operation (hundreds of mA).

# **Modification of the PNP Emitter Follower**




Instead of having a single PNP as the emitter-follower, it is now combined with an NPN (Q<sub>2</sub>), providing a lower output resistance.

### **Example: Input Resistance**




# **Additional Bias Current**



>  $I_1$  is added to the base of  $Q_2$  to provide an additional bias current to  $Q_3$  so the capacitance at the base of  $Q_2$  can be charged/discharged quickly.


CH 13 Output Stages and Power Amplifiers

# **Example: Minimum V**<sub>in</sub>




CH 13 Output Stages and Power Amplifiers

# **HiFi Design**



Using negative feedback, linearity is improved, providing higher fidelity.


# **Short-Circuit Protection**



Q<sub>s</sub> and r are used to "steal" some base current away from Q<sub>1</sub> when the output is accidentally shorted to ground, preventing short-circuit damage.


CH 13 Output Stages and Power Amplifiers

### **Emitter Follower Power Rating**




Maximum power dissipated across Q<sub>1</sub> occurs in the *absence* of a signal.

#### **Example: Power Dissipation**




# **Push-Pull Stage Power Rating**




> Maximum power occurs between  $V_p = 0$  and  $4V_{cc}/\pi$ .

# Example: Push-Pull Pav




# **Heat Sink**



#### Heat sink, provides large surface area to dissipate heat from the chip.

# **Thermal Runaway Mitigation**




$$\frac{I_{D1}I_{D2}}{I_{S,D1}I_{S,D2}} = \frac{I_{C1}I_{C2}}{I_{S,Q1}I_{S,Q2}}$$

Using diode biasing prevents thermal runaway since the currents in Q<sub>1</sub> and Q<sub>2</sub> will track those of D<sub>1</sub> and D<sub>2</sub> as long as theie I<sub>s</sub>'s track with temperature.


# Efficiency

$$\eta = \frac{P_{out}}{P_{out} + P_{ckt}}$$




Efficiency is defined as the average power delivered to the load divided by the power drawn from the supply

# **Example: Efficiency**



CH 13 Output Stages and Power Amplifiers


# **Power Amplifier Classes**




# **Chapter 14 Analog Filters**

- 14.1 General Considerations
- 14.2 First-Order Filters
- 14.3 Second-Order Filters
- 14.4 Active Filters
- > 14.5 Approximation of Filter Response

# **Outline of the Chapter**




# **Why We Need Filters**



# In order to eliminate the unwanted interference that accompanies a signal, a filter is needed.


# **Filter Characteristics**



Ideally, a filter needs to have a flat pass band and a sharp rolloff in its transition band.

Realistically, it has a rippling pass/stop band and a transition band.

# **Example:** Filter I




Given: Adjacent channel Interference is 25 dB above the signal

Design goal: Signal to Interference ratio of 15 dB


Solution: A filter with stop band of 40 dB

# **Example: Filter II**




Given: Adjacent channel Interference is 40 dB above the signal Design goal: Signal to Interference ratio of 20 dB Solution: A filter with stop band of 60 dB at 60 Hz

# **Example: Filter III**




A bandpass filter around 1.5 GHz is needed to reject the adjacent Cellular and PCS signals.


# **Classification of Filters I**



# **Classification of Filters II**




# **Classification of Filters III**



Frequency	Low-Pass	High-Pass	Band-Pass	Band-Reject
Response				$\bigcirc$
Continuous-Time and Discrete-Time	₩- <u>+</u> Ţ	_0		
Passive and Active	₩- <u>†</u> Ţ	-0 0		


# **Filter Transfer Function**



# Filter a) has a transfer function with -20dB/dec roll-off Filter b) has a transfer function with -40dB/dec roll-off, better selectivity.

# **General Transfer Function**


# **Pole-Zero Diagram**




CH 14 Analog Filters

53

# **Position of the Poles**




# **Imaginary Zero**




### > Imaginary zero is used to create a null at certain frequency.

# Sensitivity




## Sensitivity measures the variation of a filter parameter due to variation of a filter component.

# **Example: Sensitivity**



$$\omega_0 = 1/(R_1C_1)$$
$$\frac{d\omega_0}{dR_1} = \frac{-1}{R_1^2C_1}$$
$$\frac{d\omega_0}{\omega_0} = -\frac{dR_1}{R_1}$$
$$S_{R_1}^{\omega_0} = -1$$

# **First-Order Filters**




First-order filters are represented by the transfer function shown above.


Low/high pass filters can be realized by changing the relative positions of poles and zeros.

CH 14 Analog Filters


# **Example: First-Order Filter I**



# **Example: First-Order Filter II**




(a)



CH 14 Analog Filters


# **Second-Order Filters**



Second-order filters are characterized by the "biquadratic" equation with two complex poles shown above.


#### CH 14 Analog Filters

# **Second-Order Low-Pass Filter**





62


# **Example: Second-Order LPF**




# **Second-Order High-Pass Filter**








# **Second-Order Band-Pass Filter**




CH 14 Analog Filters (a)

## **Example: -3-dB Bandwidth**




# **LC Realization of Second-Order Filters**




> An LC tank realizes a second-order band-pass filter with two imaginary poles at  $\pm j/(L_1C_1)^{1/2}$ , which implies infinite impedance at  $\omega = 1/(L_1C_1)^{1/2}$ .

# **Example: Tank**




# ω=0, the inductor acts as a short. ω=∞, the capacitor acts as a short.

# **RLC Realization of Second-Order Filters**




With a resistor, the poles are no longer pure imaginary which implies there will be no infinite impedance at any ω.

# **Voltage Divider Using General Impedances**




CH 14 Analog Filters

# Low-pass Filter Implementation with Voltage Divider




CH 14 Analog Filters

# **Example: Frequency Peaking**




# **Low Pass Circuit Comparison**




#### The circuit on the left has a sharper roll-off at high frequency than the circuit on the right.

# **High-pass Filter Implementation with Voltage Divider**




$$\left(\frac{V_{out}}{V_{in}}(s) = \frac{L_1 C_1 R_1 s^2}{R_1 C_1 L_1 s^2 + L_1 s + R_1}\right)$$

#### **Band-pass Filter Implementation with Voltage Divider**



$$\frac{V_{out}}{V_{in}}(s) = \frac{L_1 s^2}{R_1 C_1 L_1 s^2 + L_1 s + R_1}$$


# Sallen and Key (SK) Filter: Low-Pass




Sallen and Key filters are examples of active filters. This particular filter implements a low-pass, second-order transfer function.

CH 14 Analog Filters


# Sallen and Key (SK) Filter: Band-pass




# **Example: SK Filter Poles**



# **Sensitivity in Band-Pass SK Filter**




## **Example: SK Filter Sensitivity I**




$$S_{R_1}^Q = -S_{R_2}^Q = -\frac{1}{2} + \frac{1}{3-K}$$
$$S_{C_1}^Q = -S_{C_2}^Q = -\frac{1}{2} + \frac{2}{3-K}$$
$$S_K^Q = \frac{K}{3-K}$$

CH 14 Analog Filters

# **Example: SK Filter Sensitivity II**




## **Integrator-Based Biquads**



It is possible to use integrators to implement biquadratic transfer functions.

The block-diagram above illustrates how.

# **KHN Biquads**




$$\overline{V_{out}(s) = \alpha V_{in}(s) - \frac{\omega_n}{Q} \cdot \frac{1}{s} V_{out}(s) - \frac{\omega_n^2}{s^2} V_{out}(s)}$$

$$\alpha = \frac{R_5}{R_4 + R_5} \left( 1 + \frac{R_6}{R_3} \right)$$

$$\frac{\omega_n}{Q} = \frac{R_4}{R_4 + R_5} \cdot \frac{1}{R_1 C_1}$$


$$\omega_n^2 = \frac{R_6}{R_3} \cdot \frac{1}{R_1 R_2 C_1 C_2}$$

# **Versatility of KHN Biquads**




CH 14 Analog Filters


# **Sensitivity in KHN Biquads**



## **Tow-Thomas Biquad**




## **Example: Tow-Thomas Biquad**




CH 14 Analog Filters

# **Differential Tow-Thomas Biquads**




# By using differential integrators, the inverting stage is eliminated.

# **Simulated Inductor (SI)**




It is possible to simulate the behavior of an inductor by using active circuits in feedback with properly chosen passive elements.

# **Example: Simulated Inductor I**




> By proper choices of  $Z_1$ - $Z_4$ ,  $Z_{in}$  has become an impedance that increases with frequency, simulating inductive effect.

## **Example: Simulated Inductor II**




# **High-Pass Filter with SI**




With the inductor simulated at the output, the transfer function resembles a second-order high-pass filter.


# **Example: High-Pass Filter with SI**



#### **Low-Pass Filter with Super Capacitor**




## **Example: Poor Low Pass Filter**




Node 4 is no longer a scaled version of the V<sub>out</sub>. Therefore the output can only be sensed at node 1, suffering from a high impedance.

# **Frequency Response Template**




With all the specifications on pass/stop band ripples and transition band slope, one can create a filter template that will lend itself to transfer function approximation.

### **Butterworth Response**




The Butterworth response completely avoids ripples in the pass/stop bands at the expense of the transition band slope.

#### **Poles of the Butterworth Response**




# **Example: Butterworth Order**




# The Butterworth order of three is needed to satisfy the filter response on the left.

#### **Example: Butterworth Response**




CH 14 Analog Filters

# **Chebyshev Response**




The Chebyshev response provides an "equiripple" pass/stop band response.

#### **Chebyshev Polynomial**



# **Example: Chebyshev Attenuation**



#### A third-order Chebyshev response provides an attenuation of -18.7 dB a 2MHz.

CH 14 Analog Filters


# **Example: Chebyshev Order**




- Bandwidth: 5 MHz
- Attenuation at 10 MHz: 30 dB
- > What's the order?

$$\frac{1}{\sqrt{1+0.509^2 \cosh^2\left(n\cosh^{-1}2\right)}} = 0.0316$$

# **Example: Chebyshev Response**




# **Chapter 15 Digital CMOS Circuits**




- > 15.2 CMOS Inverter
- 15.3 CMOS NOR and NAND Gates

# **Chapter Outline**




# **Inverter Characteristic**




An inverter outputs a logical "1" when the input is a logical "0" and vice versa.

## **NMOS Inverter**




The CS stage resembles a voltage divider between R<sub>D</sub> and R<sub>on1</sub> when M<sub>1</sub> is in deep triode region. It produces V<sub>DD</sub> when M<sub>1</sub> is off.

## **Transition Region Gain**




#### Ideally, the VTC of an inverter has infinite transition region gain. However, practically the gain is finite.

## **Example: Transition Gain**




#### **Logical Level Degradation**




Since real power buses have losses, the power supply levels at two different locations will be different. This will result in logical level degradation.

#### **Example: Logic Level Degradation**




$$\Delta V = 5A \times 25m\Omega = 125mV$$

## The Effects of Level Degradation and Finite Gain




In conjunction with finite transition gain, logical level degradation in succeeding gates will reduce the output swings of gates.

## **Small-Signal Gain Variation of NMOS Inverter**




# As it can be seen, the small-signal gain is the largest in the transition region.

## **Above Unity Small-Signal Gain**




The magnitude of the small-signal gain in the transition region can be above 1.

## **Noise Margin**




Noise margin is the amount of input logic level degradation that a gate can handle before the small-signal gain becomes -1.

#### **Example: NMOS Inverter Noise Margin**



118

## **Example:** Minimum V<sub>out</sub>




$$R_D = \frac{19}{\mu_n C_{ox} \frac{W}{L} (V_{DD} - V_{TH})}$$

To guarantee an output low level that is below 0.05V<sub>DD</sub>, R<sub>D</sub> is chosen above.


CH 15 Digital CMOS Circuits


## **Dynamic Behavior of NMOS Inverter Gates**



- Since digital circuits operate with large signals and experience nonlinearity, the concept of transfer function is no longer meaningful. Therefore, we must resort to time-domain analysis to evaluate the speed of a gate.
- It usually takes 3 time constants for the output to transition.

#### **Rise/Fall Time and Delay**






Delay


121

#### **Example: Time Constant**




Assuming a 5% degradation in output low level, the time constant at node X is shown above.

#### **Example: Interconnect Capacitance**



Equivalent to 640 MOS FETs with W=0.5 $\mu$ m, L=0.18 $\mu$ m, C<sub>ox</sub> =13.5fF/ $\mu$ m<sup>2</sup>


#### **Power-Delay Product**






#### The power delay product of an NMOS Inverter can be loosely thought of as the amount of energy the gate uses in each switching event.

#### **Example: Power-Delay Product**




#### **Drawbacks of the NMOS Inverter**




Because of constant R<sub>D</sub>, NMOS inverter consumes static power even when there is no switching.
 R<sub>D</sub> presents a tradeoff between speed and power dissipation.

#### **Improved Inverter Topology**




#### A better alternative would probably have been an "intelligent" pullup device that turns on when M<sub>1</sub> is off and vice versa.

#### **Improved Falltime**



This improved inverter topology decreases falltime since all of the current from M<sub>1</sub> is available to discharge the capacitor.


## **CMOS Inverter**



A circuit realization of this improved inverter topology is the CMOS inverter shown above.


The NMOS/PMOS pair complement each other to produce the desired effects.

#### **CMOS Inverter Small-Signal Model**




> When both  $M_1$  and  $M_2$  are in saturation, the small-signal gain is shown above.

## **Switching Threshold**




➤ The switching threshold (V<sub>inT</sub>) or the "trip point" of the inverter is when V<sub>out</sub> equals V<sub>in</sub>.
 ➤ If V<sub>inT</sub> =V<sub>dd</sub>/2, then W<sub>2</sub>/W<sub>1</sub>=µ<sub>n</sub>/µ<sub>n</sub>

## **CMOS Inverter VTC**



## **Example: VTC**



# As the PMOS device is made stronger, the VTC is shifted to the right.

## **Noise Margins**

$$NM_L = V_{IL}$$

$$NM_{H} = V_{dd} - V_{IH}$$

$$V_{IL} = \frac{2\sqrt{a}\left(V_{dd} - V_{TH1} - |V_{TH2}|\right)}{(a-1)\sqrt{a+3}} - \frac{V_{dd} - aV_{TH1} - |V_{TH2}|}{a-1}$$

$$V_{IL} \text{ is the low-level input voltage at which } (\delta V_{out} / \delta V_{in}) = -1$$

$$V_{IH} = \frac{2a\left(V_{dd} - V_{TH1} - |V_{TH2}|\right)}{(a-1)\sqrt{1+3a}} - \frac{V_{dd} - aV_{TH1} - |V_{TH2}|}{a-1}$$

$$V_{IH} \text{ is the high-level input voltage at which } (\delta V_{out} / \delta V_{in}) = -1$$

$$a = \frac{\mu_n \left(\frac{W}{L}\right)_1}{\mu_p \left(\frac{W}{L}\right)_2}$$


## $V_{IL}$ of a Symmetric VTC

$$\left( V_{IL} = \frac{2\sqrt{a} \left( V_{DD} - 2V_{TH1} \right) - \sqrt{a+3} \left[ V_{DD} - (a+1)V_{TH1} \right]}{(a-1)\sqrt{a+3}} \right)$$




$$V_{IL} = \frac{3}{8}V_{DD} + \frac{1}{4}V_{TH1}$$

#### **Noise Margins of an Ideal Symmetric VTC**




## **Floating Output**



 $V_{TH1} > V_{DD} / 2$  $|V_{TH2}| > V_{DD} / 2$ 


When  $V_{in} = V_{DD}/2$ ,  $M_2$  and  $M_1$  will both be off and the output floats.

## **Charging Dynamics of CMOS Inverter**




As V<sub>out</sub> is initially charged high, the charging is linear since M<sub>2</sub> is in saturation. However, as M<sub>2</sub> enters triode region the charge rate becomes sublinear.

## **Charging Current Variation with Time**




#### The current of M<sub>2</sub> is initially constant as M<sub>2</sub> is in saturation. However as M<sub>2</sub> enters triode, its current decreases.

## **Size Variation Effect to Output Transition**




## As the PMOS size is increased, the output exhibits a faster transition.

## **Discharging Dynamics of CMOS Inverter**




Similar to the charging dynamics, the discharge is linear when M<sub>1</sub> is in saturation and becomes sublinear as M<sub>1</sub> enters triode region.

## **Rise/Fall Time Delay**



$$T_{PLH} = \frac{C_L}{\mu_p C_{ox} \left(\frac{W}{L}\right)_2 \left[V_{DD} - |V_{TH2}|\right]} \left[\frac{2|V_{TH2}|}{V_{DD} - V_{TH2}} + \ln\left(3 - 4\frac{V_{TH2}}{V_{DD}}\right)\right]$$



$$T_{PHL} = \frac{C_L}{\mu_n C_{ox} \left(\frac{W}{L}\right)_1 \left[V_{DD} - |V_{TH1}|\right]} \left[\frac{2|V_{TH1}|}{V_{DD} - V_{TH1}} + \ln\left(3 - 4\frac{V_{TH1}}{V_{DD}}\right)\right]$$


## **Example: Averaged Rise Time Delay**

$$\left(I_{AVG} = \frac{1}{4}\mu_p C_{ox} \left(\frac{W}{L}\right)_2 \left(V_{DD} - |V_{TH2}|\right)^2\right)$$

$$\left( T_{PLH2} = \frac{C_L}{\mu_p C_{ox} \left(\frac{W}{L}\right)_2 \left(V_{DD} - |V_{TH2}|\right)} \cdot \frac{V_{DD} / 2 - \left(V_{DD} - |V_{TH2}|\right)}{V_{DD} - |V_{TH2}|} \right)$$


$$T_{PLH2} \approx \frac{4}{3} R_{on2} C_L$$

#### Low Threshold Improves Speed




#### The sum of the 1<sup>st</sup> and 2<sup>nd</sup> terms of the bracket is the smallest when V<sub>TH</sub> is the smallest, hence low V<sub>TH</sub> improves speed.

## Example: Increased Fall Time Due to Manufacturing Error




Since pull-down resistance is doubled, the fall time is also doubled.


### **Power Dissipation of the CMOS Inverter**




### **Example: Energy Calculation**



### **Power Delay Product**




### **Example: PDP**




CH 15 Digital CMOS Circuits

### **Crowbar Current**




> When  $V_{in}$  is between  $V_{TH1}$  and  $V_{DD}$ - $|V_{TH2}|$ , both  $M_1$  and  $M_2$  are on and there will be a current flowing from supply to ground.

## **NMOS Section of NOR**




#### When either A or B is high or if both A and B are high, the output will be low. Transistors operate as pull-down devices.

## **Example: Poor NOR**




The above circuit fails to act as a NOR because when A is high and B is low, both M<sub>4</sub> and M<sub>1</sub> are on and produces an ill-defined low.

## **PMOS Section of NOR**




## When both A and B are low, the output is high. Transistors operate as pull-up devices.

## **CMOS NOR**




# Combing the NMOS and PMOS NOR sections, we have the CMOS NOR.

### **Example: Three-Input NOR**




Equal Rise & Fall  $(\mu_n \approx 2\mu_p)$   $W_1 = W_2 = W_3 = W$  $W_4 = W_5 = W_6 = 6W$ 

## **Drawback of CMOS NOR**



- > Due to low PMOS mobility, series combination of  $M_3$  and  $M_4$  suffers from a high resistance, producing a long delay.
- The widths of the PMOS transistors can be increased to counter the high resistance, however this would load the preceding stage and the overall delay of the system may not improve.

### **NMOS NAND Section**




#### > When both A and B are high, the output is low.

### **PMOS NOR Section**

$$A \sim \mathbf{A} \sim \mathbf{A}_{3} = \mathbf{A}_{4} \sim \mathbf{A}_{4}$$


### When either A or B is low or if both A and B are low, the output is high.

## **CMOS NAND**



Just like the CMOS NOR, the CMOS NAND can be implemented by combining its respective NMOS and PMOS sections, however it has better performance because its PMOS transistors are not in series.

## **Example: Three-Input NAND**




$$V_{out} = (ABC)'$$

Equal Rise & Fall  $(\mu_n \approx 2\mu_p)$   $W_1 = W_2 = W_3 = 3W$  $W_4 = W_5 = W_6 = 2W$ 

CH 15 Digital CMOS Circuits

## **NMOS and PMOS Duality**



In the CMOS philosophy, the PMOS section can be obtained from the NMOS section by converting series combinations to the parallel combinations and vice versa.