Sequential Circuit Design

Overview

- Sequential Circuit Design
 - Specification
 - Formulation
 - State Assignment
 - Flip-Flop Input and Output Equation
 - Verification

The Design Procedure

- Specification Description of the Problem
- Formulation Obtain a state diagram or state table
- State Assignment Assign binary codes to the states
- Flip-Flop Input Equation Determination
 - Select flip-flop types
 - Derive flip-flop equations from next state entries in the table
- Output Equation Determination
 - Derive output equations from output entries in the table
- Optimization Optimize the equations
- Technology Mapping Use available flip-flops and gate technology
- Verification Verify correctness of final design

Formulation: Finding a State Diagram

- A State is an abstraction of the history of the past applied inputs to the sequential circuit
- A state is used to remember something about the history of input combinations applied to the circuit
 - The interpretation of past inputs is tied to the synchronous operation of the circuit
 - An input value is considered only during the setup-hold time interval for an edge-triggered flip-flop.

Examples:

- State A represents the fact that a '1' input has occurred among the past inputs.
- State B represents the fact that a '0' followed by a '1' have occurred as the most recent past two inputs.

Formulation: Finding a State Diagram

- In specifying a circuit, we use <u>states</u> to remember <u>meaningful properties</u> of <u>past input sequences</u> that are essential to predicting <u>future output values</u>
- A sequence recognizer is a sequential circuit that produces a distinct output value whenever a prescribed pattern of input symbols occur in sequence, i.e, recognizes an input sequence occurence
- We will develop a procedure <u>specific to sequence</u> <u>recognizers</u> to convert a problem statement into a <u>state</u> <u>diagram</u>
- Next, the <u>state diagram</u>, will be converted to a <u>state</u> <u>table</u> from which the circuit will be designed

Sequence Recognizer Procedure

- Begin in an initial state in which NONE of the initial portion of the sequence has occurred (reset state)
- Add a state that recognizes that first symbol has occurred
- Add states that recognize each successive symbol
- The final state represents the input sequence occurrence
- Add state transition arcs which specify what happens when a symbol not in the proper sequence has occurred
- Add other arcs which transition to states that represent the input subsequence that has occurred
 - The circuit must recognize the input sequence regardless of where it occurs within the overall sequence

Sequence Recognizer Example

- **Example: Recognize the sequence 1101**
 - Example: the sequence 111<u>1101</u> contains 1101
- Thus, the sequential machine must remember that the first two one's have occurred as it receives another symbol
- Also, the sequence 1101101 contains 1101 as both an initial subsequence and a final subsequence with some overlap, i. e., 1101101 or 1101101
- The 1 in the middle, 110<u>1</u>101, is in both subsequences
- The sequence 1101 must be recognized each time it occurs in the input sequence


Example: Recognize 1101

Define states for the sequence to be recognized:


- Assuming it starts with first symbol
- Continues through each symbol in the sequence to be recognized
- Uses output 1 to mean the full sequence has occurred
- With output 0 otherwise

Start in the initial state


- State 'A' is the initial state
- Add a state 'B' that recognizes the first '1'
- State 'B' is the state which represents the fact that the first '1' in the input subsequence has occurred. The output symbol '0' means that the full recognized sequence has not yet occurred




- After one more '1', we have:
 - C is the state obtained when the input sequence has two '1's.




• Finally, after '110' and a '1', we have:




- Transition arcs are used to denote the output function
- Output '1' on the arc from D means the sequence is recognized
- To what state should the arc from state D go? recall 1101101




• Clearly the final '1' in the recognized sequence 1101 is a sub-sequence of 1101. It follows a '0' which is not a sub-sequence of 1101. Thus it should represent the same state reached from the initial state after a first '1' is observed. We obtain:






- The states have the following meanings:
 - A: Start state, no sub-sequence has occurred
 - B: The sub-sequence '1' has occurred
 - C: The sub-sequence '11' has occurred
 - D: The sub-sequence '110' has occurred
 - The 1/1 on the arc from D to B means that the last '1' in 1101 has occurred and thus, the output is '1'

The other arcs are added to each state for inputs are not yet listed. Which arcs are missing?



- '0' arc from state A
- '0' arc from state B
- '1' arc from state C
- '0' arc from state D


Add the arcs for missing inputs at any state to make the state diagram complete. We get:



• The '1' arc from state C to itself implies that State C means two or more 1's have occurred.

Formulation: Find the State Table


- From the State Diagram, we can fill in the State Table
- There are 4 states, one input, and one output
- We will draw a table with four rows, one for each current state
- From State A, the '0' and '1' input transitions have been filled in along with the outputs



Present State	Next State x=0 x=1	Output x=0 x=1
A	A B	0 0
В		
C		
D		

Formulation: Find State Table

• From the state diagram, we obtain the state table



Present	Next	State	Out	put
State	x=0	x=1	x=0	x=1
\mathbf{A}	\mathbf{A}	${f B}$	0	0
В	A	C	0	0
C	D	C	0	0
D	\mathbf{A}	В	0	1

State Assignment

- Each state must be assigned a unique code
- Minimum number of bits required for m states in the state diagram is n such that
 - $n \ge \lceil \log_2 m \rceil$, where $\lceil x \rceil$ is the smallest integer $\ge x$
- There are useful state assignments that use more than the minimum number of bits
- If *n* bits are used, there are $2^n m$ unused states

State Assignment – Example

Present	Next State	Output
State	x=0 $x=1$	x=0 x=1
\mathbf{A}	$\mathbf{A} \mathbf{B}$	0 0
В	A C	0 0
C	D C	0 0
D	A B	0 1

- What is the minimum number of bits to code 4 states?
 - Answer: 2 bits $(\log_2 4 = 2)$. Therefore, 2 flip-flops are required
 - With 2 bits, we can have 4 codes: 00, 01, 10, and 11
- How may assignments of 2-bit codes to the 4 states?
 - Answer: $4 \times 3 \times 2 \times 1 = 24$ possible assignments
- Does code assignment make a difference in cost?
 - Answer: yes, it affects the cost of the combinational logic

Counting Order State Assignment

• One possible assignment is Counting Order A = 00, B = 01, C = 10, D = 11


• The resulting coded state table:

Present State	Next	State	Output Z		
$\mathbf{Y}_1 \mathbf{Y}_2$	x = 0	x = 1	x = 0	x = 1	
A = 0 0	0 0	0 1	0	0	
B = 0.1	0 0	10	0	0	
C = 10	1 1	1 0	0	0	
$D = 1 \ 1$	0 0	0 1	0	1	

General Structure of Sequence Detector

■ To implement the 1101 sequence detector


- Choose the type of flip-flops that will be used as memory elements
- Determine and minimize the next state and output equations
- These equations are functions of input and current state
- Implement the next state and output combinational logic



Find Next State and Output K-maps

- Assume D flip-flops & counting order assignment
- Obtain the K-maps for flip-flop inputs D₁, D₂, and output Z

T	\mathbf{D}_1				
Y_1Y_2	0	1			
00	0	0			
01	0	1			
11	0	0			
10	1	1			



	Z			
Y_1Y_2	0	1		
00	0	0		
01	0	0		
11	0	1		
10	0	0		

Perform two-level optimization

$$\begin{aligned} \mathbf{D}_2 &= \overline{\mathbf{X}} \mathbf{Y}_1 \overline{\mathbf{Y}}_2 + \mathbf{X} \overline{\mathbf{Y}}_1 \overline{\mathbf{Y}}_2 + \mathbf{X} \mathbf{Y}_1 \mathbf{Y}_2 \\ \mathbf{Z} &= \mathbf{X} \mathbf{Y}_1 \mathbf{Y}_2 \end{aligned} \qquad \text{Gate Input Cost} = 22$$

Gray Code State Assignment

• Another possible assignment is Gray Code:

$$A = 00, B = 01, C = 11, D = 10$$

• The resulting coded state table:


Present State	Next	State	Output Z		
$\mathbf{Y}_1 \mathbf{Y}_2$	x = 0	x = 1	$\mathbf{x} = 0$	x = 1	
A = 0 0	0 0	0 1	0	0	
B = 0.1	0 0	1 1	0	0	
$C = 1 \ 1$	10	1 1	0	0	
D = 1.0	0 0	0 1	0	1	

K-Maps for Gray Code State Assignment

- Assume D flip-flops and gray code assignment
- Obtain K-maps for D_1 , D_2 , and Z:

$\mathbf{D_1}$		X		$\mathbf{D_2}$		X		Z		X	
	0	0			0	1			0	0	
	0	1	V		0	1	V		0	0	V
Y_1	1	1	Y_2	Y_1	0	1	Y_2	Y_1	0	0	Y ₂
1 1	0	0		1 1	0	1		I 1	0	1	


Perform two-level optimization




$$\begin{aligned} \mathbf{D}_1 &= \mathbf{Y}_1 \mathbf{Y}_2 + \mathbf{X} \mathbf{Y}_2 & \text{Gate Input Cost} &= 9 \\ \mathbf{D}_2 &= \mathbf{X} & \text{Select this state assignment to} \\ \mathbf{Z} &= \mathbf{X} \mathbf{Y}_1 \overline{\mathbf{Y}}_2 & \text{complete the design} \end{aligned}$$

Map to Technology

- Library: D-type Flip-Flops with Reset input
 - Reset input is used to reset to start state: $Y_1 Y_2 = '00'$



Circuit Implementation with NAND



Using SR, JK, and T Flip-Flop Types

- Characteristic table (used in analysis)
 - Defines the next state of the flip-flop in terms of flipflop inputs and current state
- Characteristic equation (used also in analysis)
 - Obtained from characteristic table
 - Defines the next state of the flip-flop as a Boolean function of the flip-flop inputs and the current state
- Excitation table (used in design)
 - Defines the flip-flop input variable values as function of the current state and next state

SR Flip-Flop

Characteristic Table

S	R	Q(t +1)	Operation
0	0	Q(t)	No change
0	1	0	Reset
1	0	1	Set
1	1	?	Undefined

Characteristic Equation


$$\mathbf{Q}(\mathbf{t}+\mathbf{1}) = \mathbf{S} + \overline{\mathbf{R}} \; \mathbf{Q}(\mathbf{t})$$

S R = 0 (S and R cannot be 1 simultaneously)

Excitation Table

Q(t)	Q(t+1)	S R	Operation
0	0	0 X	No change Set Reset
0	1	1 0	Set
1	O	0 1	Reset
1	1		No change

Symbol



JK Flip-Flop


Characteristic Table

J	K	Q(t +1)	Operation
0	0	Q(t)	No change
0	1	0	Reset
1	0	1	Set
1	1	$\overline{Q}(t)$	Complement

Excitation Table

Q(t)	Q(t+1)	J K	Operation
0	0	0 X	No change
0	1	1 X	Set Reset
1	0	X 1	Reset
1	1	X 0	No Change

• Characteristic Equation $Q(t+1) = J \overline{Q}(t) + \overline{K} Q(t)$



T Flip-Flop

Characteristic Table


Т	Q(t+1)	Operation			
0	Q(†)	No change			
1	$\overline{Q}(t)$	Complemen			

• Characteristic Equation $Q(t+1) = T \oplus Q(t)$

Excitation Table

Q(t)	Q(t+1)	Т	Operation
0	0	0	No change
0	1	1	Complement
1	0	1	Complement
1	1	0	No Change

Symbol




Obtaining Excitation Table for Flip Flops

- Use T flip flop for Y₁ and JK flip flop for Y₂
- Use Gray code assignment for states
- Obtain Excitation table for T and JK inputs:

Present	Next		T input		JK input		Output	
State	State		for Y ₁		for Y ₂		Z	
$\mathbf{Y}_1 \mathbf{Y}_2$	x=0	x=1	x=0	x=1	x=0	x=1	x=0	x=1
A = 0 0	00	01	0	0	0 X	1 X	0	0
B = 0 1	00	1 1	0	1	X 1	X 0	0	0
C = 1 1	10	1 1	0	0	X 1	X 0	0	0
D = 1 0	00	0 1	1	1	0 X	1 X	0	1

Optimize Equations for T, J, and K




$$T = Y_1 \overline{Y}_2 + X \overline{Y}_1 Y_2, \quad J = X, \quad K = \overline{X}$$

- $\mathbf{Z} = \mathbf{X} \mathbf{Y}_1 \overline{\mathbf{Y}}_2$ (no change)
- **■** Total Gate Input Cost = 7 + 3 = 10

Circuit Implementation

• Reset input is used to reset Y_1Y_2 to '00' (start state)



One-Hot Assignment

- Use one flip-flop per state: m states $\Rightarrow m$ flip-flops
 - $Y_3Y_2Y_1Y_0 = 0001$ (state A), 0010 (B), 0100 (C), 1000 (D)
- Flip-flop cost is higher but combinational logic might be simpler
- Provides simplified analysis and design
 - In equations, need to include only the variable that is 1 for the state, e. g., state with code 0001, is represented in equations by Y_0 instead of \overline{Y}_3 \overline{Y}_2 \overline{Y}_1 Y_0 because if Y_0 is '1' then the remaining state variables will be '0'

One-Hot State Assignment

- $^{\bullet}$ A = 0001, B = 0010, C = 0100, D = 1000
- The resulting coded state table:

Present State	Next State		Output		
$Y_3 Y_2 Y_1 Y_0$	x = 0 $x = 1$		x = 0 $x = 1$		
0001	0001	0010	0	0	
0010	0001	0100	0	0	
0100	1000	0100	0	0	
1000	0001	0010	0	1	

Optimization: One Hot Assignment


- No need for K-map, flip-flop input equations can be obtained directly from the state table
- Assume D Flip-Flops

$$\begin{aligned} \mathbf{D}_0 &= \overline{\mathbf{X}} (\mathbf{Y}_0 + \mathbf{Y}_1 + \mathbf{Y}_3) \text{ or } \overline{\mathbf{X}} \, \overline{\mathbf{Y}}_2 \\ \mathbf{D}_1 &= \mathbf{X} (\mathbf{Y}_0 + \mathbf{Y}_3) = \mathbf{X} \, \overline{\mathbf{Y}}_1 \, \overline{\mathbf{Y}}_2 \\ \mathbf{D}_2 &= \mathbf{X} (\mathbf{Y}_1 + \mathbf{Y}_2) = \mathbf{X} \, \overline{\mathbf{Y}}_0 \, \overline{\mathbf{Y}}_3 \\ \mathbf{D}_3 &= \overline{\mathbf{X}} \, \mathbf{Y}_2 \\ \mathbf{Z} &= \mathbf{X} \mathbf{Y}_3 & \text{Gate Input Cost} = \mathbf{12} \end{aligned}$$

Total cost = combinational circuit cost + cost of four flip-flops

Mealy and Moore Sequential Circuits


- Two ways to design clocked sequential circuits
 - Mealy and Moore type sequential circuits
- Mealy type sequential circuit
 - Output is a function of current state and input



• Example: 1101 sequence detector discussed above

Moore Type Sequential Circuits

- Output depends on current state only
 - Output does not depend on input
- Combinational logic is divided into two parts
 - Next state logic depends on input and current state
 - Output logic depends on current state only



Moore Model for Sequence 1101 Detector

- For the Moore Model, outputs depend on states
- We need to add a state E with output value '1' for the final '1' in the recognized input sequence
 - This new state E, though similar to B, would generate an output of '1' and thus be different from state B
- The Moore model for a sequence recognizer usually has more states than the Mealy model

Moore State Diagram

 We mark outputs on states for Moore model

For Mealy, outputs were marked on arcs

Arcs now show state transitions and input only

Add a new state E to produce the output 1


Note that the new state E produces the same behavior as state B, but gives a different output: '1' rather than '0'

A/0

Moore State Table

- State and output tables are shown below
- Observe that output y does not depend on input x

Present	Next State	Output
State	x=0 $x=1$	y
\mathbf{A}	A B	0
В	A C	0
C	D C	0
D	A E	0
E	A C	1



Moore state
diagram typically
results in More
states

State Assignment for Moore Detector

- As in the Mealy sequence detector, the Moore sequence detector follows the same procedure for state assignment and optimizing the circuit implementation
- Using one-hot assignment, 5 state variables are required

Present State	Next State		Output
$\mathbf{Y_4}\mathbf{Y_3}\mathbf{Y_2}\mathbf{Y_1}\mathbf{Y_0}$	x=0	x=1	Z
$A = 0 \ 0 \ 0 \ 1$	00001	00010	0
$B = 0 \ 0 \ 0 \ 1 \ 0$	00001	00100	0
$C = 0\ 0\ 1\ 0\ 0$	01000	00100	0
$D = 0 \ 1 \ 0 \ 0 \ 0$	00001	10000	0
E = 1 0 0 0 0	00001	00100	1

Equations for Moore Sequence Detector

Using D Flip Flops, input equations:


$$\begin{aligned} \mathbf{D}_0 &= \overline{\mathbf{X}} \ (\mathbf{Y}_0 + \mathbf{Y}_1 + \mathbf{Y}_3 + \mathbf{Y}_4) = \overline{\mathbf{X}} \ \overline{\mathbf{Y}}_2 \\ \mathbf{D}_1 &= \mathbf{X} \ \mathbf{Y}_0 \\ \mathbf{D}_2 &= \mathbf{X} \ (\mathbf{Y}_1 + \mathbf{Y}_2 + \mathbf{Y}_4) = \mathbf{X} \ \overline{\mathbf{Y}}_0 \ \overline{\mathbf{Y}}_3 \\ \mathbf{D}_3 &= \overline{\mathbf{X}} \ \mathbf{Y}_2 \\ \mathbf{D}_4 &= \mathbf{X} \ \mathbf{Y}_3 \end{aligned}$$

Output Equation Z

$$Z = Y_4$$

• Gate input cost = 11

Circuit Implementation




Verification

- Sequential circuits should be verified by showing that the circuit produces the original state diagram
- Verification can be done manually, or with the help of a simulation program
- All possible input combinations are applied at each state and the state variables and outputs are observed
- A reset input is used to reset the circuit to its initial state
- Apply a sequence of inputs to test all the state-input combinations, i.e., all transitions in the state diagram
- Observe the output and the next state that appears after each clock edge in the timing diagram


Input Test Sequence

- An input test sequence is required to verify the correct operation of a sequential circuit
- It should test each state transition of the state diagram
- Test sequences can be generated from the state diagram
- Consider the Moore sequence detector. Starting at A (after reset), we can generate an input test sequence:

$$X = 0 1 0 1 1 1 0 1 1 0 0 1 1 0 1 0$$



Verifying the Moore Sequence Detector




Moore versus Mealy Sequential Circuits

- Output in a Moore sequential circuit is associated with a state, while output in a Mealy circuit is associated with a transition between states
- In general, Moore state diagrams have more states than corresponding Mealy state diagrams and the Moore sequential circuit implementation might have higher cost
- Since the output in a Mealy machine is a combination of present state and input values, an unsynchronized input may result in an invalid output (drawback of Mealy)
- A Moore state diagram produces a unique output for every state irrespective of inputs. Output of a Moore machine is synchronized with the clock (better)

Designing a '111' Sequence Detector

 To illustrate the drawback of the Mealy machine, consider the design of a '111' sequence detector



State Assignment and Equations

- A minimum of 2 state variables are required
- Using Gray Code state assignment and D flip flops

Mealy State Table

Present State	Next State		Output	
$\mathbf{Y}_1 \mathbf{Y}_0$	x=0	x=1	x=0	x=1
$\mathbf{A} = 0 \ 0$	00	01	0	0
$\mathbf{B} = 0 \; 1$	0 0	11	0	0
C = 1 1	00	11	0	1

$$D_1 = X Y_0$$

$$\mathbf{D_0} = \mathbf{X}$$

$$\mathbf{Z} = \mathbf{X} \mathbf{Y}_1$$

Moore State Table

Present State	Next State		Output
$\mathbf{Y}_1 \mathbf{Y}_0$	x=0	x=1	Z
$\mathbf{A} = 0 \ 0$	0 0	01	0
$\mathbf{B} = 0 \; 1$	0 0	11	0
C = 1 1	0 0	10	0
$\mathbf{D} = 1 \ 0$	00	10	1

•
$$D_1 = X (Y_0 + Y_1)$$

$$\mathbf{D}_0 = \mathbf{X} \, \overline{\mathbf{Y}}_1 \quad \mathbf{Z} = \mathbf{Y}_1 \, \overline{\mathbf{Y}}_0$$

Timing Diagrams

