
Synchronous Counter


- Synchronous (parallel) counters: the flip-flops are clocked at the same time by a common clock pulse.
- We can design these counters using the sequential logic design process (covered in Lecture #12).
- Example: 2-bit synchronous binary counter (using T flip-flops, or JK flip-flops with identical J,K inputs).



Present state			ext ate	Flip-flop inputs		
A ₁	A_0	A_1^+	A_0^{\dagger}	<i>TA</i> ₁	TA ₀	
0	0	0	1	0	1	
0	1	1	0	1	1	
1	0	1	1	0	1	
1	1	0	0	1	1	

 Example: 2-bit synchronous binary counter (using T flip-flops, or JK flip-flops with identical J,K inputs).


	sent ate		ext ate	_	Flip-flop inputs	
A ₁	A_0	A_1^{\dagger}	A_0^+	<i>TA</i> ₁	TA ₀	
0	0	0	1	0	1	
0	1	1	0	1	1	
1	0	1	1	0	1	
1	1	0	0	1	1	





 Example: 3-bit synchronous binary counter (using T flip-flops, or JK flip-flops with identical J, K inputs).

	rese state			Next state		Flip-flop inputs		
A_2	A_1	A_0	A_2^+	A_1^{\dagger}	A_0^+	TA ₂	<i>TA</i> ₁	TA_0
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	1	1	0	0	1	1
1	1	0	1	1	1	0	0	1
1	1	1_	0	0	0	1	1	1
		Δ,				Δ.		










Example: 3-bit synchronous binary counter (cont'd).

$$TA_2 = A_1.A_0$$
 $TA_1 = A_0 TA_0 = 1$



 Note that in a binary counter, the nth bit (shown underlined) is always complemented whenever

$$011...11 \rightarrow 100...00$$


or $111...11 \rightarrow 000...00$

- Hence, X_n is complemented whenever $X_{n-1}X_{n-2}...X_1X_0 = 11...11$.
- As a result, if T flip-flops are used, then $TX_n = X_{n-1} \cdot X_{n-2} \cdot \dots \cdot X_1 \cdot X_0$

Example: 4-bit synchronous binary counter.

$$TA_3 = A_2 \cdot A_1 \cdot A_0$$

 $TA_2 = A_1 \cdot A_0$
 $TA_1 = A_0$
 $TA_0 = 1$



Example: Synchronous decade/BCD counter.


Clock pulse	Q_3	Q_2	Q_1	Q_0
Initially	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10 (recycle)	0	0	0	0

$$T_0 = 1$$
 $T_1 = Q_3'.Q_0$
 $T_2 = Q_1.Q_0$
 $T_3 = Q_2.Q_1.Q_0 + Q_3.Q_0$

Example: Synchronous decade/BCD counter (cont'd).

$$T_0 = 1$$

 $T_1 = Q_3'.Q_0$
 $T_2 = Q_1.Q_0$
 $T_3 = Q_2.Q_1.Q_0 + Q_3.Q_0$



Up/Down Synchronous Counters

- Up/down synchronous counter: a bidirectional counter that is capable of counting either up or down.
- An input (control) line <u>Up/Down</u> (or simply <u>Up</u>) specifies the direction of counting.
 - **♦** $Up/\overline{Down} = 1$ → Count upward
 - $\star Up/Down = 0 \rightarrow Count downward$

Up/Down Synchronous Counters

Example: A 3-bit up/down synchronous binary counter.

Clock pulse	Up	Q_2	Q_1	Q_0	Down
0	「	0	0	0	▼, □
1		0	0	1	√
2		0	1	0	√
3	<u> </u>	0	1	1	√
4	<u> </u>	1	0	0	√ 5
5	<u> </u>	1	0	1	—
6	<u> </u>	1	1	0	_
7	_	1	1	1	7









$$TQ_0 = 1$$

 $TQ_1 = (Q_0.Up) + (Q_0'.Up')$
 $TQ_2 = (Q_0.Q_1.Up) + (Q_0'.Q_1'.Up')$


Up counter	Down counter
$TQ_0 = 1$	$TQ_0 = 1$
$TQ_1 = Q_0$	$TQ_1 = Q_0'$
$TQ_2 = Q_0.Q_1$	$TQ_2 = Q_0'.Q_1'$

Up/Down Synchronous Counters

Example: A 3-bit up/down synchronous binary counter (cont'd).
TQ₀ = 1

$$TQ_0 = 1$$

 $TQ_1 = (Q_0.Up) + (Q_0'.Up')$
 $TQ_2 = (Q_0.Q_1.Up) + (Q_0'.Q_1'.Up')$







Designing Synchronous Counters

Covered in Lecture #12.

Example: A 3-bit Gray code counter (using JK flip-flops).








Pı	rese	nt		Next			Flip-flop				
	state)		<u>state</u>				inp	uts		
Q_2	Q_1	Q_0	Q_2^+	Q_1^+	Q_0^+	JQ_2	KQ_2	JQ ₁	KQ ₁	JQ_0	KQ_0
0	0	0	0	0	1	0	X	0	X	1	X
0	0	1	0	1	1	0	X	1	X	X	0
0	1	0	1	1	0	1	X	X	0	0	X
0	1	1	0	1	0	0	X	X	0	X	1
1	0	0	0	0	0	X	1	0	X	0	X
1	0	1	1	0	0	X	0	0	X	X	1
1	1	0	1	1	1	X	0	X	0	1	X
1	1	1	1	0	1	X	0	X	1	X	0


Designing Synchronous Counters


3-bit Gray code counter: flip-flop inputs.























Designing Synchronous Counters

3-bit Gray code counter: logic diagram.

$$JQ_2 = Q_1.Q_0'$$
 $JQ_1 = Q_2'.Q_0$ $JQ_0 = (Q_2 \oplus Q_1)'$
 $KQ_2 = Q_1'.Q_0'$ $KQ_1 = Q_2.Q_0$ $KQ_0 = Q_2 \oplus Q_1$






Decoding A Counter

- Decoding a counter involves determining which state in the sequence the counter is in.
- Differentiate between active-HIGH and active-LOW decoding.
- Active-HIGH decoding: output HIGH if the counter is in the state concerned.
- Active-LOW decoding: output LOW if the counter is in the state concerned.



Decoding A Counter

Example: MOD-8 ripple counter (active-HIGH decoding).











Decoding A Counter


Example: To detect that a MOD-8 counter is in state 0 (000) or state 1 (001).



HIGH only on count of ABC = 000 or ABC = 001


Example: To detect that a MOD-8 counter is in the odd states (states 1, 3, 5 or 7), simply use C.






Counters with Parallel Load

- Counters could be augmented with parallel load capability for the following purposes:
 - ❖ To start at a different state
 - To count a different sequence
 - As more sophisticated register with increment/decrement functionality.




Counters with Parallel Load


Different ways of getting a MOD-6 counter:




(a) Binary states 0,1,2,3,4,5.




(b) Binary states 0,1,2,3,4,5.





(c) Binary states 10,11,12,13,14,15.




(d) Binary states 3,4,5,6,7,8.

Counters with Parallel Load

4-bit counter with parallel

Clear	分	Load	Count	Function
0 1	UAL	7 'Х	Х	Clear to 0
1	X	0	0	No change
1	\uparrow	1	X	Load inputs
1	\uparrow	0	1	Next state











Introduction: Registers

- An *n*-bit register has a group of *n* flip-flops and some logic gates and is capable of storing *n* bits of information.
- The flip-flops store the information while the gates control when and how new information is transferred into the register.
- Some functions of register:
 - retrieve data from register
 - store/load new data into register (serial or parallel)
 - shift the data within register (left or right)










Simple Registers

- No external gates.
- Example: A 4-bit register. A new 4-bit data is loaded every clock cycle.










Registers With Parallel Load

- Instead of loading the register at every clock pulse, we may want to control when to load.
- Loading a register: transfer new information into the register. Requires a load control input.
- Parallel loading: all bits are loaded simultaneously.



Registers With Parallel Load










Using Registers to implement Sequential Circuits A sequential circuit may consist of a

A sequential circuit may consist of a register (memory), and a combinational circuit.



- The external inputs and present states of the register determine the next states of the register and the external outputs, through the combinational circuit.
- The combinational circuit may be implemented by any of the methods covered in MSI components and Programmable Logic Devices.




Using Registers to implement Sequential Circuits Example 1:

$$A_1^+ = \Sigma \text{ m}(4,6) = A_1.x'$$

 $A_2^+ = \Sigma \text{ m}(1,2,5,6) = A_2.x' + A_2'.x = A_2 \oplus x$
 $y = \Sigma \text{ m}(3,7) = A_2.x$

Present state		Input	Output		
		<u> IIIput</u>		ate .	Output
A_1	A_2	X	A_1^{\dagger}	A_2^{\dagger}	У
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	1	0
0	1	1	0	0	1
1	0	0	1	0	0
1	0	1	0	1	0
1	1	0	1	1	0
1	1	1	0	0	1










Using Registers to implement Sequential Circuits

Example 2: Repeat example 1, but use a ROM.

A	ddre	SS_	Outputs				
1	2	3	1	2	3		
0	0	0	0	0	0		
0	0	1	0	1	0		
0	1	0	0	1	0		
0	1	1	0	0	1		
1	0	0	1	0	0		
1	0	1	0	1	0		
1	1	0	1	1	0		
1	1	1	0	0	1		

ROM truth table












Shift Registers


- Another function of a register, besides storage, is to provide for data movements.
- Each *stage* (flip-flop) in a shift register represents one bit of storage, and the shifting capability of a register permits the movement of data from stage to stage within the register, or into or out of the register upon application of clock pulses.



Shift Registers


Basic data movement in shift registers (four bits are used for illustration).





Serial In/Serial Out Shift Registers


 Accepts data serially – one bit at a time – and also produces output serially.






Serial In/Serial Out Shift Registers

Application: Serial transfer of data from one register to another.







Serial In/Serial Out Shift Registers


Serial-transfer example.


Timing Pulse	Shi	ft re	giste	er A	Shi	ft re	giste	er <i>B</i>	Serial output of B
Initial value	(1)	0	1、	1	0	0、	1、	0	0
After T ₁	1	1	0	1	1	0	0	1	1
After T ₂	1	1	1	0	1	1	0	0	0
After T ₃	0	1	1	1	0	1	1	0	0
After T ₄	1	0	1	1	1	0	1	1	1




Serial In/Parallel Out Shift Registers

- Accepts data serially.
- Outputs of all stages are available simultaneously.









Parallel In/Serial Out Shift Registers

Bits are entered simultaneously, but output is serial.
Data input



Parallel In/Serial Out Shift Registers

Bits are entered simultaneously, but output is serial.












Parallel In/Parallel Out Shift Registers

Simultaneous input and output of all data bits.
Parallel data inputs












Bidirectional Shift Registers


Data can be shifted either left or right, using a control line RIGHT/LEFT (or simply RIGHT) to indicate the direction.





Bidirectional Shift Registers

4-bit bidirectional shift register with parallel
 Parallel outputs









Bidirectional Shift Registers

4-bit bidirectional shift register with parallel load.

Mode Control		
S ₁	S ₀	Register Operation
0	0	No change
0	1	Shift right
1	0	Shift left
1	1	Parallel load










An Application – Serial Addition

• Most operations in digital computers are done in parallel. Serial operations are slower but require less equipment.

Shift-right Shift-register A So Shift-register B So Clear



An Application – Serial Addition

■ *A* = 0100; *B* = 0111. *A* + *B* = 1011 is stored in *A* after 4 clock pulses.

Initial:	A: 0 1 0 <u>0</u> B: 0 1 1 <u>1</u>	Q: <u>0</u>
Step 1: 0 + 1 + 0 S = 1, C = 0	A: 1 0 1 <u>0</u> B: x 0 1 <u>1</u>	Q: <u>0</u>
Step 2: 0 + 1 + 0 S = 1, C = 0	A: 1 1 0 <u>1</u> B: x x 0 <u>1</u>	Q: <u>0</u>
Step 3: 1 + 1 + 0 S = 0, C = 1	A: 0 1 1 <u>0</u> B: x x x <u>0</u>	Q: <u>1</u>
Step 4: 0 + 0 + 1 S = 1, C = 0	A: 1 0 1 1 B: x x x x	Q: <u>0</u>







Shift Register Counters

- Shift register counter: a shift register with the serial output connected back to the serial input.
- They are classified as counters because they give a specified sequence of states.
- Two common types: the *Johnson counter* and the *Ring counter*.




Ring Counters


- One flip-flop (stage) for each state in the sequence.
- The output of the last stage is connected to the D input of the first stage.
- An *n*-bit ring counter cycles through *n* states.
- No decoding gates are required, as there is an output that corresponds to every state the counter is in.




Ring Counters

■ Example: A 6-bit (MOD-6) ring counter.
















Johnson Counters

- The complement of the output of the last stage is connected back to the D input of the first stage.
- Also called the twisted-ring counter.
- Require fewer flip-flops than ring counters but more flip-flops than binary counters.
- An *n*-bit Johnson counter cycles through 2*n* states.
- Require more decoding circuitry than ring counter but less than binary counters.




Johnson Counters

Example: A 4-bit (MOD-8) Johnson counter.



Clock	Q_0	Q_1	Q_2	Q_3
→ 0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1
5	0	1	1	1
6	0	0	1	1
<u></u>	0	0	0	1











Johnson Counters

Decoding logic for a 4-bit Johnson counter.

Clock	A	В	С	D	Decoding
→ 0	0	0	0	0	A'.D'
1	1	0	0	0	A.B'
2	1	1	0	0	B.C'
3	1	1	1	0	C.D'
4	1	1	1	1	A.D
5	0	1	1	1	A'.B
6	0	0	1	1	B'.C
<u></u>	0	0	0	1	C'.D














- A memory unit stores binary information in groups of bits called words.
- The data consists of *n* lines (for *n*-bit words). Data input lines provide the information to be stored (*written*) into the memory, while data output lines carry the information out (*read*) from the memory.
- The address consists of k lines which specify which word (among the 2^k words available) to be selected for reading or writing.
- The control lines Read and Write (usually combined into a single control line Read/Write) specifies the direction of transfer of the data.



Block diagram of a memory unit:







■ Content of a 1024 x 16-bit memory:

binary	decimal	Memory content
000000000	0	1011010111011101
000000001	1	1010000110000110
000000010	2	0010011101110001
:	:	:
:	:	:
1111111101	1021	1110010101010010
1111111110	1022	0011111010101110
1111111111	1023	1011000110010101









- The Write operation:
 - Transfers the address of the desired word to the address lines
 - ❖ Transfers the data bits (the word) to be stored in memory to the data input lines
 - ❖ Activates the Write control line (set Read/ Write to 0)
- The Read operation:
 - Transfers the address of the desired word to the address lines
 - Activates the Read control line (set Read/Write to 1)




The Read/Write operation:

Memory Enable	Read/Write	Memory Operation
0	X	None
1	0	Write to selected word
1	1	Read from selected word

- Two types of RAM: Static and dynamic.
 - Static RAMs use flip-flops as the memory cells.
 - Dynamic RAMs use capacitor charges to represent data. Though simpler in circuitry, they have to be constantly refreshed.




A single memory cell of the static RAM has the following logic and block diagrams.




Logic construction of a 4 x 3 RAM (with

decoder ai





- An array of RAM chips: memory chips are combined to form larger memory.
- A 1K x 8-bit RAM chip:





Block diagram of a 1K x 8 RAM chip

