OTHER COMBINATIONAL LOGIC CIRCUITS

DECODERS • ENCODERS















DECODER

•A decoder is a logic circuit that accepts a set of inputs that represents a binary number and activates only the output that corresponds to the input number.

•In other words, a decoder circuit looks at its inputs, determines which binary number is present there, and activates the one output that corresponds to that number ; all other outputs remain inactive

In its general form, a decoder has N input lines to handle N bits and form one to 2^N output lines to indicate the presence of one or more N-bit combinations. The basic binary function •An AND gate can be used as the basic decoding element because it produces a HIGH output only when all inputs are HIGH

Refer next slide for example

Decoding logic for the binary code 1001 with an active-HIGH output.



General decoder diagram



There are 2^N possible input combinations, from A_0 to A_{N-1} .

For each of these input combinations only one of the M outputs will be active *HIGH* (1), all the other outputs are LOW(0). ⁵

If an active-LOW output (74138, one of the output will low and the rest will be high) is required for each decoded number, the entire decoder can be implemented with 1. NAND gates 2. Inverters

If an active-HIGH output (74139, one of the output will high and the rest will be low) is required for each decoded number, the entire decoder can be implemented with

- AND gates
- Inverters

2-to-4-Line Decoder (with Enable input)-Active LOW output (1)...



2-to-4-Line Decoder (with Enable input)-Active LOW output (2)

- The circuit operates with complemented outputs and a complement enable input. The decoder is enabled when E is equal to 0.
- Only one output can be equal to 0 at any given time, all other outputs are equal to 1.
- The output whose value is equal to 0 represents the minterm selected by inputs A and B
- The circuit is disabled when E is equal to 1.

3-8 line decoder (active-HIGH)



С	в	А	07	06	05	O_4	03	02	01	00
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0

•This decoder can be referred to in several ways. It can be called a 3-line-to- 8-line decoder, because it has three input lines and eight output lines.

•It could also be called a binary-octal decoder or converters because it takes a three bit binary input code and activates the one of the eight outputs corresponding to that code. It is also referred to as a 1-of-8 decoder, because only 1 of the 8 outputs is activated at one time.

Logic diagram of 74138 (Example of a 3–Bit Decoder)



Truth table of 74138 (Example of a 3– 8 Bit Decoder) active-LOW

Inputs						Outputs							
Enables			2^2	2 ¹	2 ⁰	Active-LOW							
Ез	\overline{E}_1	\overline{E}_2	A_2	A_l	A0	\overline{O}_7	\overline{O}_6	\overline{O}_5	\overline{O}_4	\overline{O}_3	\overline{O}_2	\overline{O}_1	\overline{O}_0
Х	Х	Η	Х	Х	Х	Η	Η	Η	Η	Η	H	Η	H
Х	H	Х	Х	Х	Х	Η	Η	Η	Η	Η	H	Η	H
L	Х	Х	Х	Х	Х	Η	H	Η	H	Η	H	Η	H
Η	L	L	L	L	L	Η	H	Η	Η	Η	H	Η	L
Η	L	L	L	L	Η	Η	Η	Η	Η	Η	H	\mathbf{L}	H
Η	L	L	L	Η	L	Η	Η	Η	H	Η	L	Η	H
Η	L	L	L	Η	Η	H	H	Η	H	L	H	Η	H
Η	L	L	Η	L	L	Η	H	Η	L	H	H	Η	H
Η	L	L	Η	L	Η	H	H	L	H	H	H	Η	H
Η	L	L	Η	Η	L	Η	\mathbf{L}	Η	Η	Η	H	Η	H
Η	L	L	Η	Η	Η	L	H	H	H	H	H	Η	H

74138 (Example of a 3–8 Bit Decoder)

• There is an enable function on this device, a *LOW* level on each input E'_1 , and E'_2 , and a *HIGH* level on input E_3 , is required in order to make the enable gate output *HIGH*.

• The enable is connected to an input of each NAND gate in the decoder, so it must be *HIGH* for the NAND gate to be enabled.

• If the enable gate is not activated then all eight decoder outputs will be *HIGH* regardless of the states of the three input variables A_0 , A_1 , and A_2 .



Logic symbol for a 4-line-to-16-line (1-of-16) decoder . 74HC154



4-line-to-16 line Decoder constructed with two 3-lineto-8 line decoders (1)...



4-line-to-16 line Decoder constructed with two 3-lineto-8 line decoders (2)

- When w=0, the top decoder is enabled and the other is disabled. The bottom decoder outputs are all 0's, and the top eight outputs generate min-terms 0000 to 0111.
- When w=1, the enable conditions are reversed. The bottom decoder outputs generate min-terms 1000 to 1111, while the outputs of the top decoder are all 0's.



Application example

A simplified computer I/O port system with a port address decoder with only four address lines shown.



•Decoders are used in many types of applications. One example is in computers for I/O selection as in previous slide

•Computer must communicate with a variety of external devices called peripherals by sending and/or receiving data through what is known as input/output (I/O) ports

•Each I/O port has a number, called an address, which uniquely identifies it. When the computer wants to communicate with a particular device, it issues the appropriate address code for the I/O port to which that particular device is connected . The binary port address is decoded and appropriate decoder output is activated to enable the I/O port

•Binary data are transferred within the computer on a data bus, which is a set of parallel lines

BCD -to- Decimal decoders

•The BCD- to-decimal decoder converts each BCD code into one of Ten Positionable decimal digit indications. It is frequently referred as a 4-line -to- 10 line decoder

•The method of implementation is that only ten decoding gates are required because the BCD code represents only the ten decimal digits 0 through 9.

•Each of these decoding functions is implemented with NAND gates to provide active -LOW outputs. If an active HIGH output is required, AND gates are used for decoding







Inputs

D	С	в	A	Active Output
	L L L	LLHH	L H L H	\overline{O}_{1}^{O} \overline{O}_{1}^{O} \overline{O}_{2}^{O} \overline{O}_{3}^{O}
L L L	ннн	LLHH	L H L H	04 05 06 07
H H H	L L	L L H	L H L	Ō₃ Ō₃ None
тттт				None None None None None

H = HIGH Voltage Level

L = LOW Voltage Level



A Decoder Application - Counter -decoder combination used to provide timing and sequential operations (1)...



A Decoder Application - Counter -decoder combination used to provide timing and sequential operations (1)...

•Decoders are used whenever an output or a group of outputs is to be activated only on the occurrence of specific combination of input levels. These input levels are often provided by the outputs of a counter or register.

•When the decoder inputs come from a counter that is being continually pulsed, the decoder outputs will be activated sequentially, and there can be used as timing or sequencing signals to turn device on or off at specific times

BCD-7segment decoders/drivers

b

С

e

Most digital equipment has some means for displaying information in a form that can be understood by the user. This information is often numerical data but also be alphanumeric.

One of the simplest and most popular methods for displaying numerical digits uses a 7-segment configuration to form digital characters 0 to 9 and some times the hex characters A to F One common arrangements uses light-emitting diodes (LED's) for each segment. By controlling the current thru each LED, some segments will be light and others will be dark so that desired character pattern will be generated

Figure shows the segment pattern that are used to display the various digits. For example, to display a "6" the segments a,c,d,e,f and g are made bright while segment b is dark



7-segment decoder

A BCD-7 segment decoder/driver is used to take four-bit BCD input and provide the outputs that will pass current through the appropriate segments to display the decimal digit.
The logic for this decoder is more complicated than the logic of decoders of earlier case, because each output is activated for more than one combination of inputs.

74LS47 (BCD-to-Seven-Segment Decoder)





Lamp Test (LT)

•When LT = Low, BI/RBO = HIGH then all of the 7 segments in display are turned zero, LT is used to verify that no segments are burned out

Zero Suppression (BI, RBI, RBO)

•Zero suppression is a feature used for multi digit displays to blank out unnecessary zeros.

30

Example:

In a 6-digit display the number 6.4 may be displayed as 006.400 if the zeros are not blanked out

Leading Zero Suppression

Blanking the zeros at the front of a numbers

•**Trailing Zero Suppression** Blanking the zeros at the back of the number

Only nonessential zeros are blanked, the number 030.080 will be displayed as 30.08 (the essential zeros remain)



- There are two types of 7-segment LED displays;
- A) common anode
- B) common cathode









Common Anode

In common–anode, the anode of all of the LEDs are tied together to positive of the power supply (V_{cc}) as shown



Common-anode 7-segment LED display.

Common Cathode

• In common–cathode, the cathode of all of the LEDs are tied together to ground as shown.



Common-cathode 7-segment LED display.

Combinational Logic Circuit Implementation using a Decoder

- Any combinational logic circuit with n inputs and m outputs can be implemented with an n-to-2n-line decoder and m OR gates.
- Procedure:
 - Express the given Boolean function in sum of min-terms
 - Choose a decoder to generate all the min-terms of the input variables.
 - Select the inputs to each OR gate from the decoder outputs according to the list of min-term for each function.

Combinational Logic Circuit Implementation using a Decoder - An example (1)

• From the truth table of the full adder,

Х	У	Z	С	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1



36

• the functions can be expressed in sum of min-terms.

 $S(x,y,z) = \Sigma m(1,2,4,7)$

 $C(x,y,z) = \Sigma m(3,5,6,7)$

where Σ indicates sum, m indicates min-term and the number in brackets indicate the decimal equivalent

Combinational Logic Circuit Implementation using a Decoder - An example (2)

Since there are three inputs and a total of eight min-terms, we need a 3-to-8 line decoder.

- The decoder generates the eight min-terms for x,y,z
- The OR gate for output S forms the logical sum of min-terms 1,2,4, and 7.
- The OR gates for output C forms the logical sum of min-terms 3,5,6, and 7

Combinational Logic Circuit Implementation using a Decoder - example (3)



Implementation of a Full Adder with a Decoder