Digital Design using VHDL and Xilinx FPGA

VHDL based synthesis



VHDL code

```
architecture RTL1 of RESOURCE is
begin
 seq : process (RSTn, CLOCK)
 begin
   if (RSTn = '0') then
     DOUT <= (others => '0');
   elsif (CLOCK'event and CLOCK = '1') then
     case SEL is
       when "00" \Rightarrow DOUT \leq unsigned(A) - 1;
       when "01" \Rightarrow DOUT \leq unsigned(B) - 1;
       when "10" \Rightarrow DOUT \leq unsigned(C) - 1;
       when others => DOUT <= unsigned(D) - 1;
     end case:
   end if;
 end process;
end RTL1;
```

Synthesized schematic for RTL1 of resource

delay 57 ns area 65 number of flip-flops 16



HDL Design Verification



Synthesis Design Verification



Implementation Design Verification



On-Chip Verification

ChipScope ILA System Diagram Target FPGA USER with ILA cores Chipscope ILA USER FUNCTION FUNCTION ILA ILA PC running ChipScope USER FUNCTION ILA JTAG Control JTAG MultiLINX Cable or Connection Parallel Cable III **Target Board**

Digilab D2FT & DIO5 Boards

The Digilab 2FT/DIO5 board combination is an FPGA-based development platform with a large FPGA and I/O devices to support a wide range of digital circuits, including a complete computer system.



4-bit Shift Register



4-bit Shift Register

	ò Xilinx - Project Navigator - Z:\TA\shiftreg_ise\shiftreg_ise.npl - [shiftreg_IO *]	
	File Edit View Project Source Process Window Help	» _ & ×
		•
Processes for Current Source Design Entry U User Constraint Create T Assign P Create A Edit Con Edit Con Process View Running pad2txt.pl, Your output file wi	<pre>Sources in Project:</pre>	
	Completed process "Synthesize".	J L
	Console Thomas	

Xilinx FPGA Architecture



CLB

• Flexible resources

- Wide-input functions
 - 16:1 multiplexer in 1 CLB
- Fast arithmetic functions
 - Two dedicated carry chains
- Cascadable shift registers in LUT
 - 128-b shift register in 1 CLB

Ease of Performance

— Direct routing enabling high speed



Slice



- Each slice contains two:
 - Four inputs lookup tables
 - 16-bit distributed SelectRAM
 - 16-bit shift register
 - Each register: D flip-flop
 - Latch
 - **Dedicated logic:**
 - Muxes
 - Arithmetic logic
 - MULT_AND
 - Carry Chain —

CLB Structure



- Each slice has 2 LUT-FF pairs with associated carry logic
- Two 3-state buffers (BUFT) associated with each CLB, accessible by all CLB outputs

Four-Input LUT

• Implements combinatorial logic

- Any 4-input logic function
- Cascaded for wide-input functions

Iruth lable				
Inputs(ABCD)	Output(Z)			
0000	0			
0001	0			
0010	1			
0011	0			
1110	1			
1111	1			



Distributed RAM

- CLB LUT configurable as Distributed RAM
 - A LUT equals 16x1 RAM
 - Implements Single and Dual-Ports
 - Cascade LUTs to increase RAM size
- Synchronous write

- Synchronous/Asynchronous read
 - Accompanying flip-flops used for synchronous read



Shift Register

- Each LUT can be configured as shift register
 - Serial in, serial out
- Dynamically addressable delay up to 16 cycles
- For programmable pipeline
- Cascade for greater cycle delays
- Use CLB flip-flops to add depth

12-Input OR Function

4-Input NOR Truth Table						
Inputs(ABCD)	Output(Z)	Output(HEX)				
0000	1					
0001	0	1				
0010	0	Ι				
0011	0					
1011	0					
1100	0					
1101	0	0				
1110	0	0				
1111	0					

- Utilization
 - 3 LUTs and 3 MUXCYs
 - As opposed to 4 LUTs
- Performance
 - 1 logic level
 - As opposed to 2 logic levels

High-Performance Routing

Improved Clock-to-out Using DLL

• Spartan-II clock-to-out delays reduced over 50%

CORE Generator Design Verification

Synthesize, Implement, Download Design Verification

Xilinx IP Solutions

DSP Functions

\$P Additive White Gaussian Noise (AWGN) **SP** Reed Solomon \$ 3GPP Turbo Code **SP** Viterbi Decoder P Convolution Encoder **SP** Interleaver/De-interleaver **PIFSR** P 1D DCT P 2D DCT **P DA FIR P**MAC P MAC-based FIR filter Fixed FFTs 16, 64, 256, 1024 points P FFT 16- to 16384- points P FFT - 32 Point P Sine Cosine Look-Up Tables \$P Turbo Product Code (TPC) P Direct Digital Synthesizer P Cascaded Integrator Comb P Bit Correlator P Digital Down Converter

Math Functions

P Multiplier Generator

- Parallel Multiplier
- Dyn Constant Coefficient Mult
- Serial Sequential Multiplier
- Multiplier Enhancements
- P Pipelined Divider
- **P**CORDIC

Base Functions

- P Binary Decoder
 P Twos Complement
 P Shift Register RAM/FF
 P Gate modules
 P Multiplexer functions
 P Registers, FF & latch based
 P Adder/Subtractor
 P Accumulator
 P Comparator
- P Binary Counter

Memory Functions

P Asynchronous FIFO
P Block Memory modules
P Distributed Memory
P Distributed Mem Enhance
P Sync FIFO (SRL16)
P Sync FIFO (Block RAM)
P CAM (SRL16)
P CAM (Block RAM)

IP CENTER

http://www.xilinx.com/ipcenter

Key: S = License Fee, P = Parameterized, S = Project License Available, BOLD = Available in the Xilinx Blockset for the System Generator for DSP

Xilinx CORE Generator

Xilinx Smart-IP Technology

• Pre-defined placement and routing enhances performance and predictability

Relative Placement	Fixed Placement	Fixed Placement & Pre-defined Routing
Other logic has no effect on the core	Guarantees I/O and Logic Predictability	Guarantees Performance

• Performance is independent of:

- MATLAB[™], the most popular system design tool, is a programming language, interpreter, and modeling environment
 - Extensive libraries for math functions, signal processing, DSP, communications, and much more
 - Visualization: large array of functions to plot and visualize your data and system/design
 - Open architecture: software model based on base system and domainspecific plug-ins

MATLAB

◀ The MathWorks

- Simulink[™] Visual data flow environment for modeling and simulation of dynamical systems
 - Fully integrated with the MATLAB engine
 - Graphical block editor
 - Event-driven simulator
 - Models parallelism
 - Extensive library of parameterizable functions
 - Simulink Blockset math, sinks, sources
 - DSP Blockset filters, transforms, etc.
 - Communications Blockset modulation, DPCM, etc.

MATLAB/Simulink

MThe MathWorks

Traditional Simulink FPGA Flow

Creating a System Generator Design

- Invoke Simulink library browser
- To open the Simulink library browser, click the Simulink library browser
 button
 - or type "Simulink" in MATLAB console
- The library browser contains all the blocks available to designers
- Start a new design by clicking the new sheet button

Creating a System Generator Design

- Build the design by dragging and dropping blocks from the Xilinx blockset onto your new sheet.
- Design Entry is similar to a schematic editor

Creating a System Generator Design

I/O blocks used as interface between the Xilinx — Blockset and other Simulink blocks —

Using the Scope

- Click Properties to change the number of axes displayed and the time range value (X-axis)
- Use the Data History tab to control how many values are stored and displayed on the scope
 - Also can direct output to workspace
- Click Autoscale to quickly let the tools configure the display to the correct axis values
- Right-click on the Y-axis to set its value

Design and Simulate in Simulink

Generate the VHDL Code

Inputting Data from the Workspace

- "From Workspace" block can be used to input MATLAB data to a Simulink model
- Format:
 - t = 0:time_step:final_time;
 - x = func(t);
 - make these into a matrix for Simulink
- Example:
 - In the MATLAB console,
 - type: t = 0:0.01:1; x = sin(2*pi*t); simin = [t', x'];

Outputting Data to the Workspace

- ToWorkspace - 🗆 🗵 Eile Edit View Simulation Format Tools Help - 🗅 | 😅 🖬 🚳 | 👗 🖻 💼 ! 으 으의 🚺 🖬 🖫 🛞 | 🕨 💷 dbl dbl simout Gateway In1 Gateway Out1 Workspace Type 'ToWorkspace' to view the example Block Parameters: To Workspace × - To Workspace Write input to specified array or structure in MATLAB's main workspace. Data is not available until the simulation is stopped or paus Parameters Variable name simout Limit data points to last: inf Decimation: Б Sample time: 1 Save format: OK. Cancel <u>H</u>elp
- "To Workspace" block can be used to output a signal to the MATLAB workspace
- The output is written to the workspace when the simulation has finished or is paused
- Data can be saved as a structure (including time) or as an array

Workspace Image: Stack Base Image: Stack Base						
Name	Size	Bytes	Class			
🗮 simout	11x1	88	double array			
🗮 tout	11x1	88	double array			
A Launch Pad	Verlieven					

Assignment No. 26

• Discuss FPGA programming in Xilinx through MATLAB.