## Introduction to CMOS VLSI Design

## **CMOS Design Layout**

## Layout

- Chips are specified with set of masks
- Minimum dimensions of masks determine transistor size (and hence speed, cost, and power)
- Feature size *f* = distance between source and drain
  Set by minimum width of polysilicon
- ☐ Feature size improves 30% every 3 years or so
- Normalize for feature size when describing design rules
- **Express rules in terms of**  $\lambda = f/2$ 
  - E.g.  $\lambda$  = 0.3  $\mu m$  in 0.6  $\mu m$  process





## Summary

- □ MOS Transistors are stack of gate, oxide, silicon
- Can be viewed as electrically controlled switches
- Build logic gates out of switches
- Draw masks to specify layout of transistors
- Now you know everything necessary to start designing schematics and layout for a simple chip!