
Introduction to CMOS VLSI Design

Elementary Logic Design

Introduction

- Integrated circuits: many transistors on one chip.
- □ Very Large Scale Integration (VLSI): very many
- □ Complementary Metal Oxide Semiconductor
 - Fast, cheap, low power transistors
- □ Today: How to build your own simple CMOS chip
 - CMOS transistors
 - Building logic gates from transistors
 - Transistor layout and fabrication
- Rest of the course: How to build a good CMOS chip




Fabrication and Layout

CMOS VLSI Design

Slide 3

Dopants

- □ Silicon is a semiconductor
- Pure silicon has no free carriers and conducts poorly
- Adding dopants increases the conductivity
- Group V: extra electron (n-type)
- Group III: missing electron, called hole (p-type)



Fabrication and Layout

CMOS VLSI Design




p-n Junctions

- A junction between p-type and n-type semiconductor forms a diode.
- □ Current flows only in one direction

p-type	n-type
--------	--------

anode cathode




Fabrication and Layout



nMOS Transistor



- ❑ Gate oxide body stack looks like a capacitor
 - Gate and body are conductors
 - SiO₂ (oxide) is a very good insulator
 - Called metal oxide semiconductor (MOS)
 capacitor
 Source Gate Drain



Fabrication and Layout


Slide 6

bulk Si

р

nMOS Operation


- □ Body is commonly tied to ground (0 V)
- ❑ When the gate is at a low voltage:
 - P-type body is at low voltage
 - Source-body and drain-body diodes are OFF
 - No current flows, transistor is OFF



nMOS Operation Cont.

□ When the gate is at a high voltage:

- Positive charge on gate of MOS capacitor
- Negative charge attracted to body
- Inverts a channel under gate to n-type
- Now current can flow through n-type silicon from source through channel to drain, transistor is ON




Fabrication and Layout

CMOS VLSI Design

Slide 8

pMOS Transistor

- Similar, but doping and voltages reversed
 - Body tied to high voltage (V_{DD})
 - Gate low: transistor ON
 - Gate high: transistor OFF
 - Bubble indicates inverted behavior



Power Supply Voltage

 $\Box \quad \mathsf{GND} = 0 \ \mathsf{V}$

□ In 1980's, $V_{DD} = 5V$

 $\hfill\square$ V_{DD} has decreased in modern processes


– High V_{DD} would damage modern tiny transistors


- Lower V_{DD} saves power


$$\Box$$
 V_{DD} = 3.3, 2.5, 1.8, 1.5, 1.2, 1.0, ...


Transistors as Switches


- We can view MOS transistors as electrically controlled switches
- Voltage at gate controls path from source to drain


























3-input NAND Gate

□ Y pulls low if ALL inputs are 1

□ Y pulls high if ANY input is 0

Fabrication and Layout

CMOS VLSI Design

Slide 21

