
### **Fabrication Technology**

## "Building an inverter"

- Lithography
- Physical structure
- CMOS fabrication sequence
- Advanced CMOS process
- Process enhancements

## CMOS technology

- An Integrated Circuit is an electronic network fabricated in a single piece of a semiconductor material
- The semiconductor surface is subjected to various processing steps in which impurities and other materials are added with specific geometrical patterns
- The fabrication steps are sequenced to form three dimensional regions that act as transistors and interconnects that form the switching or amplification network




*Lithography:* process used to transfer patterns to each layer of the IC

Lithography sequence steps:


- <u>Designer</u>:
  - Drawing the "layer" patterns on a layout editor
- <u>Silicon Foundry</u>:
  - Masks generation from the layer patterns in the design data base
  - Printing: transfer the mask pattern to the wafer surface
  - Process the wafer to physically pattern each layer of the IC

#### **Basic sequence**

- The surface to be patterned is:
  - spin-coated with photoresist
  - the photoresist is dehydrated in an oven (photo resist: light-sensitive organic polymer)
- The photoresist is exposed to ultra violet light:
  - For a positive photoresist exposed areas become soluble and non exposed areas remain hard
- The soluble photoresist is chemically removed (development).
  - The patterned photoresist will now serve as an etching mask for the SiO<sub>2</sub>




- The SiO<sub>2</sub> is etched away leaving the substrate exposed:
  - the patterned resist is used as the etching mask
- Ion Implantation:
  - the substrate is subjected to highly energized donor or acceptor atoms
  - The atoms impinge on the surface and travel below it
  - The patterned silicon SiO<sub>2</sub> serves as an implantation mask
- The doping is further driven into the bulk by a thermal cycle




- The lithographic sequence is repeated for each physical layer used to construct the IC. The sequence is always the same:
  - Photoresist application
  - Printing (exposure)
  - Development
  - Etching


Patterning a layer above the silicon surface



- Etching:
  - Process of removing unprotected material
  - Etching occurs in all directions
  - Horizontal etching causes an under cut
  - "preferential" etching can be used to minimize the undercut
- Etching techniques:
  - Wet etching: uses chemicals to remove the unprotected materials
  - Dry or plasma etching: uses ionized gases rendered chemically active by an rfgenerated plasma



### Physical structure



NMOS physical structure:

- p-substrate
- n+ source/drain
- gate oxide  $(SiO_2)$
- polysilicon gate
- CVD oxide
- metal 1
- L<sub>eff</sub><L<sub>drawn</sub> (lateral doping effects)


NMOS layout representation:

- Implicit layers:
  - oxide layers
  - substrate (bulk)
- Drawn layers:
  - n+ regions
  - polysilicon gate
  - oxide contact cuts
  - metal layers

1/29/2013

Technology

### Physical structure



PMOS physical structure:

- p-substrate
- n-well (bulk)
- p+ source/drain
- gate oxide  $(SiO_2)$
- polysilicon gate
- CVD oxide
- metal 1

PMOS layout representation:

- Implicit layers:
  - oxide layers
- Drawn layers:
  - n-well (bulk)
  - n+ regions
  - polysilicon gate
  - oxide contact cuts
  - metal layers

1/29/2013


Technology

#### 0. Start:

- For an n-well process the starting point is a p-type silicon wafer:
- wafer: typically 75 to 300mm in diameter and less than 1mm thick


#### 1. Epitaxial growth:

- A single p-type single crystal film is grown on the surface of the wafer by:
  - subjecting the wafer to high temperature and a source of dopant material
- The epi layer is used as the base layer to build the devices




#### 2. N-well Formation:

- PMOS transistors are fabricated in n-well regions
- The first mask defines the n-well regions
- N-well's are formed by ion implantation or deposition and diffusion
- Lateral diffusion limits the proximity between structures
- Ion implantation results in shallower wells compatible with today's fine-line processes




#### 3. Active area definition:

- Active area:
  - planar section of the surface where transistors are build
  - defines the gate region (thin oxide)
  - defines the n+ or p+ regions
- A thin layer of SiO<sub>2</sub> is grown over the active region and covered with silicon nitride



#### 4. Isolation:


- Parasitic (unwanted) FET's exist between unrelated transistors (Field Oxide FET's)
- Source and drains are existing source and drains of wanted devices
- Gates are metal and polysilicon interconnects
- The threshold voltage of FOX FET's are higher than for normal FET's



- FOX FET's threshold is made high by:
  - introducing a channel-stop diffusion that raises the impurity concentration in the substrate in areas where transistors are not required
  - making the FOX thick

#### 4.1 Channel-stop implant


 The silicon nitride (over n-active) and the photoresist (over n-well) act as masks for the channel-stop implant



1/29/2013

#### 4.2 Local oxidation of silicon (LOCOS)


- The photoresist mask is removed
- The  $SiO_2/SiN$  layers will now act as a masks
- The thick field oxide is then grown by:
  - exposing the surface of the wafer to a flow of oxygen-rich gas
- The oxide grows in both the vertical and lateral directions
- This results in a active area smaller than patterned



1/29/2013


Technology

- Silicon oxidation is obtained by:
  - Heating the wafer in a oxidizing atmosphere:
    - Wet oxidation: water vapor, T = 900 to 1000°C (rapid process)
    - Dry oxidation: Pure oxygen, T = 1200°C (high temperature required to achieve an acceptable growth rate)
- Oxidation consumes silicon
  - SiO<sub>2</sub> has approximately twice the volume of silicon
  - The FOX is recedes below the silicon surface by  $0.46X_{FOX}$




#### 5. Gate oxide growth

- The nitride and stress-relief oxide are removed
- The devices threshold voltage is adjusted by:
  - adding charge at the silicon/oxide interface
- The well controlled gate oxide is grown with thickness tox




#### 6. Polysilicon deposition and patterning

- A layer of polysilicon is deposited over the entire wafer surface
- The polysilicon is then patterned by a lithography sequence
- All the MOSFET gates are defined in a single step
- The polysilicon gate can be doped (n+) while is being deposited to lower its parasitic resistance (important in high speed fine line processes)



#### 7. PMOS formation


- Photoresist is patterned to cover all but the p+ regions
- A boron ion beam creates the p+ source and drain regions
- The polysilicon serves as a mask to the underlying channel
  - This is called a self-aligned process
  - It allows precise placement of the source and drain regions
- During this process the gate gets doped with p-type impurities
  - Since the gate had been doped n-type during deposition, the final type (n or p) will depend on which dopant is dominant



1/29/2013


#### 8. NMOS formation

- Photoresist is patterned to define the n+ regions
- Donors (arsenic or phosphorous) are ion-implanted to dope the n+ source and drain regions
- The process is self-aligned
- The gate is n-type doped




#### 9. Annealing

- After the implants are completed a thermal annealing cycle is executed
- This allows the impurities to diffuse further into the bulk
- After thermal annealing, it is important to keep the remaining process steps at as low temperature as possible




#### **10. Contact cuts**

- The surface of the IC is covered by a layer of CVD oxide
  - The oxide is deposited at low temperature (LTO) to avoid that underlying doped regions will undergo diffusive spreading
- Contact cuts are defined by etching SiO<sub>2</sub> down to the surface to be contacted
- These allow metal to contact diffusion and/or polysilicon regions



#### 11. Metal 1

 A first level of metallization is applied to the wafer surface and selectively etched to produce the interconnects




1/29/2013

Technology

#### 12. Metal 2

- Another layer of LTO CVD oxide is added
- Via openings are created
- Metal 2 is deposited and patterned




#### 13. Over glass and pad openings

- A protective layer is added over the surface:
- The protective layer consists of:
  - A layer of SiO<sub>2</sub>
  - Followed by a layer of silicon nitride
- The SiN layer acts as a diffusion barrier against contaminants (passivation)
- Finally, contact cuts are etched, over metal 2, on the passivation to allow for wire bonding.

## Advanced CMOS processes

- Shallow trench isolation
- n+ and p+-doped polysilicon gates (low threshold)
- source-drain extensions LDD (hot-electron effects)
- Self-aligned silicide (spacers)
- Non-uniform channel doping (short-channel effects)



1/29/2013

Technology

#### Process enhancements

- Up to eight metal levels in modern processes
- Copper for metal levels 2 and higher
- Stacked contacts and vias
- Chemical Metal Polishing for technologies with several metal levels
- For analogue applications some processes offer:
  - capacitors
  - resistors
  - bipolar transistors (BiCMOS)

### **Recommended reading**

#### Analogue

•	Design of Analog Integrated Circuits and Systems by Kenneth R. Laker, Willy M.C. Sansen McGraw-Hill Higher Education; ISBN: 007036060X
•	Design of Analog CMOS Integrated Circuits by Behzad Razavi McGraw-Hill Higher Education; ISBN: 0072380322
Digital	
•	Digital Integrated Circuits: A Design Perspective by Jan M. Rabaey
	Prentice Hall; ISBN: 0131786091
•	Principles of Cmos VLSI Design by Neil H. E. Weste, Kamran Eshraghian Addison-Wesley Pub Co; ISBN: 0201533766
Analogue/Digital	
•	CMOS Circuit Design, Layout, and Simulation by R. Jacob Baker, Harry W. Li, David E. Boyce IEEE Press Series on Microelectronic Systems; IEEE; ISBN: 0780334167
Modeling	
•	Operation & Modeling of the MOS Transistor by Yannis Tsividis
	McGraw-Hill Higher Education; ISBN: 0070655235