# 8051 Addressing Mode and Instruction Set



#### **8051 Instruction Set**

#### Addressing Modes

- Register addressing
- Direct addressing
- Indirect addressing
- Immediate constant addressing
- Relative addressing
- Absolute addressing
- Long addressing
- Indexed addressing

#### Instruction Types

- Arithmetic operations
- Logical operations
- Data transfer instructions
- Boolean variable instructions
- Program branching instructions



# **Instruction Types**

- The C8051F020 instructions are divided into five functional groups:
  - > Arithmetic operations
  - Logical operations
  - Data transfer operations
  - Boolean variable operations
  - Program branching operations



## **Arithmetic Operations**

- With arithmetic instructions, the C8051F020 CPU has no special knowledge of the data format (e.g. signed binary, unsigned binary, binary coded decimal, ASCII, etc.)
- The appropriate status bits in the PSW are set when specific conditions are met, which allows the user software to manage the different data formats

Mnemonic	Description
ADD A, Rn	A = A + [Rn]
ADD A, direct	A = A + [direct memory]
ADD A,@Ri	A = A + [memory pointed to by Ri]
ADD A,#data	A = A + immediate data
ADDC A,Rn	A = A + [Rn] + CY
ADDC A, direct	A = A + [direct memory] + CY
ADDC A,@Ri	A = A + [memory pointed to by Ri] + CY
ADDC A,#data	A = A + immediate data + CY
SUBB A,Rn	A = A - [Rn] - CY
SUBB A, direct	A = A - [direct memory] - CY
SUBB A,@Ri	A = A - [@Ri] - CY
SUBB A,#data	A = A - immediate data - CY
INC A	A = A + 1
INC Rn	[Rn] = [Rn] + 1
INC direct	[direct] = [direct] + 1
INC @Ri	[@Ri] = [@Ri] + 1
DEC A	A = A - 1
DEC Rn	[Rn] = [Rn] - 1
DEC direct	[direct] = [direct] - 1
DEC @Ri	[@Ri] = [@Ri] - 1
MUL AB	Multiply A & B
DIV AB	Divide A by B
DA A	Decimal adjust A

- [@Ri] implies contents of memory location pointed to by R0 or R1
- Rn refers to registers R0-R7 of the currently selected register bank



# **Logical Operations**

- Logical instructions perform Boolean operations (AND, OR, XOR, and NOT) on data bytes on a bit-by-bit basis
- Examples:

ANL A, #02H; Mask bit 1
ORL TCON, A; TCON=TCON-OR-A

Mnemonic	Description
ANL A, Rn	A = A & [Rn]
ANL A, direct	A = A & [direct memory]
ANL A,@Ri	A = A & [memory pointed to by Ri]
ANL A,#data	A= A & immediate data
ANL direct,A	[direct] = [direct] & A
ANL direct,#data	[direct] = [direct] & immediate data
ORL A, Rn	A = A OR [Rn]
ORL A, direct	A = A OR [direct]
ORL A,@Ri	A = A OR [@RI]
ORL A,#data	A = A OR immediate data
ORL direct,A	[direct] = [direct] OR A
ORL direct,#data	[direct] = [direct] OR immediate data
XRL A, Rn	A = A XOR [Rn]
XRL A, direct	A = A XOR [direct memory]
XRL A,@Ri	A = A XOR [@Ri]
XRL A,#data	A = A XOR immediate data
XRL direct,A	[direct] = [direct] XOR A
XRL direct,#data	[direct] = [direct] XOR immediate data
CLR A	Clear A
CPL A	Complement A
RL A	Rotate A left
RLC A	Rotate A left (through C)
RR A	Rotate A right
RRC A	Rotate A right (through C)
SWAP A	Swap nibbles



#### **Data Transfer Instructions**

- Data transfer instructions can be used to transfer data between an internal RAM location and an SFR location without going through the accumulator
- It is also possible to transfer data between the internal and external RAM by using indirect addressing
- The upper 128 bytes of data RAM are accessed only by indirect addressing and the SFRs are accessed only by direct addressing

## DATA MEMORY (RAM) INTERNAL DATA ADDRESS SPACE

0xFF	Upper 128 RAM (Indirect Addressing	Special Function Register's	
0x80 0x7F	Only)	(Direct Addressing Only)	
0x30	(Direct and Indirect Addressing)	Lower 128 RAM (Direct and Indirect	
)x2F )x20	Bit Addressable	Addressing)	
0x1F 0x00	General Purpose Registers		

Mnemonic	Description
MOV @Ri, direct	[@Ri] = [direct]
MOV @Ri, #data	[@Ri] = immediate data
MOV DPTR, #data 16	[DPTR] = immediate data
MOVC A,@A+DPTR	A = Code byte from [@A+DPTR]
MOVC A,@A+PC	A = Code byte from [@A+PC]
MOVX A,@Ri	A = Data byte from external ram [@Ri]
MOVX A,@DPTR	A = Data byte from external ram [@DPTR]
MOVX @Ri, A	External[@Ri] = A
MOVX @DPTR,A	External[@DPTR] = A
PUSH direct	Push into stack
POP direct	Pop from stack
XCH A,Rn	A = [Rn], [Rn] = A
XCH A, direct	A = [direct], [direct] = A
XCH A, @Ri	A = [@Rn], [@Rn] = A
XCHD A,@Ri	Exchange low order digits



### **Boolean Variable Instructions**

- The C8051F020 processor can perform single bit operations
- ◆ The operations include set, clear, and, or and complement instructions
- Also included are bit–level moves or conditional jump instructions
- All bit accesses use direct addressing
- Examples:

```
SETB TRO ; Start TimerO.

POLL: JNB TRO, POLL ; Wait till timer overflows.
```

Mne	emonic	Description
CLR	С	Clear C
CLR	bit	Clear direct bit
SETB	С	Set C
SETB	bit	Set direct bit
CPL	С	Complement c
CPL	bit	Complement direct bit
ANL	C,bit	AND bit with C
ANL	C,/bit	AND NOT bit with C
ORL	C,bit	OR bit with C
ORL	C,/bit	OR NOT bit with C
MOV	C,bit	MOV bit to C
MOV	bit,C	MOV C to bit
JC	rel	Jump if C set
JNC	rel	Jump if C not set
JB	bit,rel	Jump if specified bit set
JNB	bit,rel	Jump if specified bit not set
JBC	bit,rel	if specified bit set then clear it and jump

# **Program Branching Instructions**

- Program branching instructions are used to control the flow of program execution
- Some instructions provide decision making capabilities before transferring control to other parts of the program (conditional branches).

Mnemonic	Description	
ACALL addr11	Absolute subroutine call	
LCALL addr16	Long subroutine call	
RET	Return from subroutine	
RETI	Return from interrupt	
AJMP addr11	Absolute jump	
LJMP addr16	Long jump	
SJMP rel	Short jump	
JMP @A+DPTR	Jump indirect	
JZ rel	Jump if A=0	
JNZ rel	Jump if A NOT=0	
CJNE A,direct,rel		
CJNE A,#data,rel	Compare and Jump if Not Equal	
CJNE Rn,#data,rel	Compare and Jump if Not Equal	
CJNE @Ri,#data,rel		
DJNZ Rn,rel	Decrement and Jump if Not Zero	
DJNZ direct,rel		
NOP	No Operation	

