



# **ELECTRONICS DEVICES AND CIRCUITS**

## **SECTION - B**

### **Semiconductors, Construction & Characteristics of Devices**

OBJECTIVE

**DIFFUSION AND  
TRANSITION  
CAPACITANCE**

**Transition or Depletion or Space Charge Capacitance:** During the reverse bias the minority carriers move away from the junction, thereby having uncovered immobile carriers on either side of the junction. Hence the thickness of the space-charge layer at the junction increases with reverse voltage. This increase in uncovered charge with applied voltage may be considered a capacitive effect. We may define an incremental capacitance  $C_T$  by

$$C_T = \left| \frac{dQ}{dV} \right| \quad (1)$$

where  $dQ$  is the increase in charge caused by a change  $dV$  in voltage. It follows from this definition that a change in voltage  $dV$  in a time  $dt$  will result in a current  $i = dQ/dt$ , given by

$$i = C_T \frac{dV}{dt} \quad (2)$$

Therefore a knowledge of  $C_T$  is important in considering a diode (or a transistor) as a circuit element. The quantity  $C_T$  is referred to as the *transition, space-charge, barrier, or depletion-region, capacitance*. For the step-graded<sup>1</sup> junction we know that

$$W = \sqrt{\frac{2\epsilon V_0}{q} \left( \frac{1}{N_D} + \frac{1}{N_A} \right)} \quad (3)$$

## DEPLETION WIDTH

However under bias condition the junction voltage becomes  $V_j = V_0 - V_D$  where  $V_D = V_F$  for forward bias and  $V_D = -V_R$  for reverse bias, thus the Eqn.(3) for the reverse bias becomes,

$$W = \sqrt{\frac{2\epsilon(V_0 + V_R)}{q} \left( \frac{1}{N_D} + \frac{1}{N_A} \right)} \quad (4)$$

This can also be written in terms of  $V_j = V_0 + V_R$  as

$$V_j = \frac{q}{2\epsilon} \left( \frac{N_A N_D}{N_A + N_D} \right) W^2 \quad (5)$$

$$\Rightarrow \frac{dV_j}{dW} = \frac{q}{\epsilon} \left( \frac{N_A N_D}{N_A + N_D} \right) W \quad (6)$$

We know that at  $Q = AqN_Dx_n$ , but  $x_n$  the depletion region in the  $n$ -side is given

by

$$x_n = \frac{WN_A}{N_A + N_D} \quad (7)$$

thus we have

$$Q = Aq \frac{N_A N_D}{N_A + N_D} W \quad (8)$$

Differentiating both sides with respect to  $V_j$  we have,

$$\frac{dQ}{dV_j} = Aq \frac{N_A N_D}{N_A + N_D} \frac{dW}{dV_j} \quad (9)$$

substituting Eqn.(6) in the above equation we get,

$$C_T = \frac{\epsilon A}{W} \quad (10)$$

$$= \frac{\epsilon A}{\sqrt{\frac{2\epsilon}{q} \left( \frac{N_A + N_D}{N_A N_D} \right) V_j}} \quad (11)$$

If  $N_A \gg N_D$  then  $x_p \approx 0$  and  $x_n \approx W$  and the junction voltage  $V_j$  is given by,

$$V_j \approx \frac{q N_D W^2}{2\epsilon} \quad (12)$$

the equation for the transition capacitance given by Eqn.(10) still hold good, however now  $W = x_n$ . In general we can write,  $C_T$  as

$$C_T = \frac{\epsilon A}{x_n + x_p} \quad (13)$$

**Diffusion Capacitance:** For a forward bias a capacitance which is much larger than the transition capacitance  $C_T$  comes into play. The origin of the larger capacitance lies in the injected charge stored near the junction outside the transition region. It is convenient to introduce an incremental capacitance, defined as the rate of change of injected charge with voltage, called *diffusion, or storage, capacitance*  $C_D$ .

We now make the quantitative study of  $C_D$ ,

$$C_D \equiv \frac{dQ}{dV} \quad (14)$$

But we have,

$$I = \frac{Q}{\tau_p} \Rightarrow Q = \tau_p \times I \quad (15)$$

In writing the above equation, we have considered only the effect of holes, i.e.,  $N_A \gg N_D$ . Now substituting Eqn.(15) in (14) we get

$$C_D = \tau_p \frac{dI}{dV} = \tau_p g = \frac{\tau_p}{r} \quad (16)$$

where the diode incremental conductance  $g \equiv dI/dV$ . Substituting the expression for the diode incremental resistance  $r = 1/g$  given in the Eqn.(5) of LN-8 we have,

$$C_D = \frac{\tau_p I}{\eta V_T} \quad (17)$$