## LECTURE 15, 16

## Internal Memory

## Topics to be covered

- Internal memory


## Internal Data Memory




## Memory Organization

DATA MEMORY (RAM)
INTERNAL DATA ADDRESS SPACE


| $0 \times F F$ $0 \times 80$ | Upper 128 RAM (Indirect Addressing Only) | Special Function Register's (Direct Addressing Only) |
| :---: | :---: | :---: |
|  | (Direct and Indirect Addressing) | Lower 128 RA |
|  | Bit Addressable |  |
| 0×1F | $\begin{gathered} \hline \text { General Purpose } \\ \text { Registers } \\ \hline \end{gathered}$ |  |

EXTERNAL DATA ADDRESS SPACE


- The memory organization of C8051F020 is similar to that of a standard 8051
- Program and data memory share the same address space but are accessed via different instruction types



## Special Function Registers

| 0xFF$\begin{aligned} & 0 \times 80 \\ & 0 \times 7 F \end{aligned}$ | DATA MEMORY (RAM) <br> INTERNAL DATA ADORESS SPACE |  | F8 | SPlocN | PCAOH | PCAOCPH0 | PCAOCPH1 | PCAOCPH2 | PCAOCPH3 | PCAOCPH4 | WDTCN |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Uoper } 128 \text { RAM } \\ & \text { (hdirect Addrassing } \\ & \text { Onily) } \end{aligned}$ | Soecial Function Registe's (Drect Addressing Only) |  | B | SCON1 | SBUF1 | SADDR1 | TL4 | TH4 | EIP1 | EIP2 |
| $\begin{aligned} & 0 \times 80 \\ & 0 \times 7 F \\ & 0 \times 7 \end{aligned}$ |  |  |  | ADCOCN | PCAOL | PCAOCPLO | PCAOCPL1 | PCAOCPL2 | PCAOCPL3 | PCAOCPL4 | RSTSRC |
|  | Pirect and indirect Addressing) |  | E0 | ACC | XBRO | XBR1 | XBR2 | RCAP4L | RCAP4H | Ele1 | EIE2 |
|  |  |  | D8 | PCAOCN | PCAOMD | PCAOMO | PCAOCPM1 | PCAOCPM2 | $\begin{aligned} & \text { PCAOCPM } \\ & 3 \end{aligned}$ | $\underset{4}{\text { PCAOCPM }}$ |  |
| $\begin{aligned} & 0 \times 30 \\ & 0 \times 22 \\ & 0 \times 20 \\ & 0 \times 20 \\ & 0 \times 1 F \\ & 0 \times 00 \end{aligned}$ | B4 Addressable |  | D0 | PSW | REFOCN | DACOL | DACOH | DACOCN | DAC1L | DAC1H | DAC1CN |
|  | $\begin{gathered} \hline \text { Generga Purpose } \\ \text { Registers } \\ \hline \end{gathered}$ |  | C8 | T2CON | TACON | RCAP2L | RCAP2H | TL2 | TH2 |  | SmBOCR |
|  |  |  | co | SMBOCN | $\underset{A}{\text { SMBOST }}$ | Smbodat | SMBOADR | ADCOGTL | ADCOGTH | ADCOLTL | ADCOLTH |
|  |  |  | B8 | 1 P | SADEN0 | AMXOCF | AMXOSL | ADCOCF | P1MDIN | ADC0L | ADCOH |
|  |  |  | B0 | P3 | OSCXCN | OSCICN |  |  | P740UT | FLSCL | FLACL |
|  |  |  | A8 | IE | SADDR0 | ADC1CN | ADC1CF | AMX1SL | P31F | SADEN1 | emlocn |
|  |  |  | A0 | P2 | Emiotc |  | EmiocF | POMDOUT | P1MDOUT | P2MDOUT | P3MDOUT |
|  |  |  | 98 | SCON0 | SBuF0 | SPIOCFG | SPIODAT | ADC1 | SP10CKR | CPTOCN | CPT1CN |
|  |  |  | 90 | P1 | TMR3CN | TMR3RLL | TMR3RLL | TMR3L | TMR3H | P7 |  |
|  |  |  | 88 | TCON | TMOD | TLO | TL1 | TH0 | TH1 | CKCON | PSCTL |
|  |  |  | 80 | P0 | SP | DPL | DPH | P4 | P5 | P6 | PCON |
|  |  |  |  |  | 1(9) | 2(A) | 3(B) | 4(C) | 5(D) | 6 (E) | 7(F) |

## Addressing Modes

- Eight modes of addressing are available with the C8051F020
- The different addressing modes determine how the operand byte is selected

| Addressing Modes | Instruction |
| :--- | :--- |
| Register | MOV A, B |
| Direct | MOV 30H,A |
| Indirect | ADD A,@R0 |
| Immediate Constant | ADD A,\#80H |
| Relative $^{\star}$ | SJMP AHEAD |
| Absolute $^{\star}$ | AJMP BACK |
| Long* $^{*}$ | LJMP FAR_AHEAD |
| Indexed | MOVC A,@A+PC |

* Related to program branching instructions


## Register Addressing

- The register addressing instruction involves information transfer between registers
- Example:
MOV RO, A
- The instruction transfers the accumulator content into the R0 register. The register bank (Bank 0, 1, 2 or 3) must be specified prior to this instruction.


## Direct Addressing

- This mode allows you to specify the operand by giving its actual memory address (typically specified in hexadecimal format) or by giving its abbreviated name (e.g. P3)

Note: Abbreviated SFR names are defined in the "C8051F020.inc" header file

- Example:

| MOV | A, P3 | ; Transfer the contents of <br> ; Port 3 to the accumulator |
| :--- | :--- | :--- |
| MOV | A, 020H | ; Transfer the contents of RAM <br> ; location <br> 2OH to the accumulator |

## Indirect Addressing

- This mode uses a pointer to hold the effective address of the operand
- Only registers R0, R1 and DPTR can be used as the pointer registers
- The R0 and R1 registers can hold an 8-bit address, whereas DPTR can hold a 16-bit address
- Examples:

| MOV | @RO,A <br> ;register address, | ; Store the content of ;accumulator into the memory <br> ; location pointed to by <br> . RO could have an <br> as 60 H . |
| :---: | :---: | :---: |
| MOVX | A,@DPTR ; 16-bit | ; Transfer the contents from ; the memory location ; pointed to by DPTR into the ;accumulator. DPTR could hav ress, such as 1234 H . |

## Immediate Constant Addressing

- This mode of addressing uses either an 8- or 16-bit constant value as the source operand
- This constant is specified in the instruction, rather than in a register or a memory location
- The destination register should hold the same data size which is specified by the source operand
- Examples:

| ADD A, \#030H | ; Add 8-bit value of 30 H to |
| :--- | :--- |
|  | ; the accumulator register |
|  | ; (which is an 8-bit register). |
| MOV DPTR, \#OFE00H | ;Move 16-bit data constant |
|  | ;FEOOH into the 16-bit Data |
|  | ; Pointer Register. |

## Relative Addressing

- This mode of addressing is used with some type of jump instructions, like SJMP (short jump) and conditional jumps like JNZ
- These instructions transfer control from one part of a program to another
- The destination address must be within -128 and +127 bytes from the current instruction address because an 8 -bit offset is used $\left(2^{8}=256\right)$
- Example:

| GoBack: | DEC | A | ;Decrement A |
| :--- | :--- | :--- | :--- |
|  | JNZ | GoBack | ; If A is not zero, loop back |

## Absolute Addressing

- Two instructions associated with this mode of addressing are ACALL and AJMP instructions
- These are 2-byte instructions where the 11-bit absolute address is specified as the operand
- The upper 5 bits of the 16 -bit PC address are not modified. The lower 11 bits are loaded from this instruction. So, the branch address must be within the current 2 K byte page of program memory ( $2^{11}=2048$ )
- Example:

ACALL PORT_INIT ;PORT_INIT should be ; located within 2k bytes.

PORT_INIT: MOV PO, \#OFH ;PORT_INIT subroutine

## Long Addressing

- This mode of addressing is used with the LCALL and LJMP instructions
- It is a 3-byte instruction and the last 2 bytes specify a 16-bit destination location where the program branches
- It allows use of the full 64 K code space
- The program will always branch to the same location no matter where the program was previously
- Example:

```
    LCALL TIMER_INIT ;TIMER_INIT address (16-bits
                        ;long) is specified as the
                                ;operand; In C, this will be a
    ;function call: Timer_Init().
```

TIMER_INIT: ORL TMOD,\#01H ;TIMER_INIT subroutine

## Indexed Addressing

- The Indexed addressing is useful when there is a need to retrieve data from a look-up table
- A 16-bit register (data pointer) holds the base address and the accumulator holds an 8-bit displacement or index value
- The sum of these two registers forms the effective address for a JMP or MOVC instruction
- Example:

```
MOV A,#08H ;Offset from table start
    MOV DPTR,#01F00H ;Table start address
    MOVC A,@A+DPTR ;Gets target value from the table
        ;start address + offset and puts it
            ;in A.
```

- After the execution of the above instructions, the program will branch to address $1 \mathrm{~F} 08 \mathrm{H}(1 \mathrm{~F} 00 \mathrm{H}+08 \mathrm{H})$ and transfer into the accumulator the data byte retrieved from that location (from the look-up table)

