## Dronacharya College of Engineering, Gurgaon

## Department of Electronics and Computers Engineering

Subject:Digital Electronics( EC-412-F)
Semester/Branch: IV ECS

## Short Answer questions

## Section A

Q1 Combinational circuits are adders, subtractors, multiplexers, demultiplexer, magnitude comparator, parity generator/checker etc.

Q2. Arithmetic circuits are used for addition, subtraction multiplication division
Q3. Half adder is used for addition of two binary numbers.
Q4. Full adder is used to perform addition of more than 2 bits
Q5. Serial adder require one full adder for one additional bit while parallel adders requires N full adders for n bit addition.

## Section B

Q1 Two more adders are look ahead carry adder why?.
Q2 Half subtractor subtracts two numbers we get 2 output variables i e difference and borrow give demonstration.

Q3 Full subtractor is subtraction of 3 bits how?
Q4 Encoder converts human language into machine language give examples.
Q5 Decoder is used to convert machine language to human language give examples.
Q6 Multiplexers are universal circuits which selects one input out of multiple inputs and give it as a result, prove it by taking an example.

Q7 Demultiplexer receives information on single line and distribute to the 2 lines where n are selection lines.

## Section C

## Q 1. List the applications of decoders.

Ans. 1 Decoders are used in counter systems
2. Decoders are used for A/D conversion.

3 Decoders are used for D/A conversion
4. Decoders are used in seven segment digital displays.

## Q 2 Give functional block diagram of 21 MUX

Ans.


## Q 3 Explain half subtractor with the help of its internal circuit

Ans. To subtract two numbers i e two Input variables A and B we get two output variable i e difference 'D' and borrow 'Bo' It is known as half subtractor Functional diagram is shown:


## Its truth table is as shown:

| Inputs |  | Outputs |  |
| :---: | :---: | :---: | :---: |
| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{D}$ | $\mathbf{B}_{0}$ |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | -1 | 0 | 0 |

Thus, the minimized logic functions are:

$$
\begin{aligned}
D & =\bar{A} B+A \bar{B}=A \oplus B \\
B_{0} & =\bar{A} B
\end{aligned}
$$

The circuit diagram is as shown:


Q 4. Implement half adder circuit using 4:1 MUX or multiplexers only.
Ans. Truth table of half adder is as shown:

| Inputs |  | Outputs |  |
| :---: | :---: | :---: | :---: |
| A | B | S | C |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |



## Section D

## Q1. Design 3 bit Gray Code to binary converters

Ans. The truth table for 3 bit Gray Code to binary conversion is as shown:

| Decimal <br> Equipment | Gray Code |  |  | Binary Code |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{G}_{2}$ | $\mathrm{G}_{1}$ | $\mathrm{G}_{0}$ | $\mathrm{~B}_{2}$ | $\mathrm{~B}_{1}$ | $\mathrm{~B}_{0}$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 | 1 |
| 3 | 0 | 1 | 1 | 0 | 1 | 0 |
| 2 | 0 | 1 | 0 | 0 | 1 | 1 |
| 6 | 1 | 1 | 0 | -1 | 0 | 0 |
| 7 | 1 | 1 | 1 | 1 | 0 | 1 |
| 5 | 1 | 0 | 1 | 1 | 1 | 0 |
| 4 | 1 | 0 | 0 | 1 | 1 | 1 |

## K-Maps:

For B2:

| $\mathrm{G}_{2} \mathrm{G}_{1} \mathrm{G}_{0} \overline{\mathrm{G}}_{1} \overline{\mathrm{G}}_{0} \quad \bar{G}_{1} \mathrm{G}_{0} \quad \mathrm{G}_{1} \mathrm{G}_{0} \quad \mathrm{G}_{1} \overline{\mathrm{G}}_{0}$ |  |  |  |  | $\therefore \mathrm{B}_{2}=\mathrm{G}_{2}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{G}}_{2}$ | $0_{0}$ | 0 | $\mathrm{O}_{3}$ | $0_{2}$ |  |
| $\mathrm{G}_{2}$ | ${ }_{4}$ | ${ }_{5}$ | 17 | $\square_{6}$ |  |

## For B1:

For Bo:

$$
\begin{aligned}
& \therefore \mathrm{B}_{0}=\overline{\mathrm{G}}_{2} \overline{\mathrm{G}}_{1} \mathrm{G}_{0}+\overline{\mathrm{G}}_{2} \mathrm{G}_{1} \overline{\mathrm{G}}_{0}+ \\
& G_{2} \bar{G}_{1} \bar{G}_{0}+G_{2} G_{1} G_{0} \\
& =\bar{G}_{2}\left(\bar{G}_{1} G_{0}+G_{1} \bar{G}_{0}\right)+G_{2}\left(\bar{G}_{1} \bar{G}_{0}+G_{1} G_{0}\right) \\
& =\bar{G}_{2}\left(G_{1} \oplus G_{0}\right)+G_{2}\left(G_{1} \odot G_{0}\right) \\
& =\bar{G}_{2}\left(G_{1} \oplus G_{0}\right)+G_{2}\left(\overline{G_{1} \oplus G_{0}}\right) \\
& \therefore B_{0}=G_{1} \oplus G_{0} \oplus G_{2} \text {. }
\end{aligned}
$$

Circuit Implementation is as shown:


## Q 2. Design BCD to Excess-3 code converter.

## Ans. BCD to Excess-3 Code Converter:

The input variables are BCD's (A, B, C and D) and output variables are excess-3 code (E3, E2, E1 and E0)


