


CAO: Lecture 26
Micro Instruction Sequencing
II

Topics Covered

- Machine instruction format
- Microinstruction field descriptions
- Symbolic microinstructions
- Symbolic microprogram
- Design of control unit
- Microprogram sequencer
- Nanostorage and nanoinstruction

MACHINE INSTRUCTION FORMAT




Sample machine instructions

Symbol	OP-code	Description
ADD	0000	$AC \leftarrow AC + M[EA]$
BRANCH	0001	if ($AC < 0$) then ($PC \leftarrow EA$)
STORE	0010	$M[EA] \leftarrow AC$
EXCHANGE	0011	$AC \leftarrow M[EA], M[EA] \leftarrow AC$

EA is the effective address

Microinstruction Format



F1, F2, F3: Microoperation fields

CD: Condition for branching

BR: Branch field

AD: Address field

MICROINSTRUCTION FIELD DESCRIPTIONS - F₁, F₂, F₃

F ₁	Microoperation	Symbol
000	None	NOP
001	$AC \leftarrow AC + DR$	ADD
010	$AC \leftarrow 0$	CLRAC
011	$AC \leftarrow AC + 1$	INCAC
100	$AC \leftarrow DR$	DRTAC
101	$AR \leftarrow DR(0-10)$	DRTAR
110	$AR \leftarrow PC$	PCTAR
111	$M[AR] \leftarrow DR$	WRITE

F ₂	Microoperation	Symbol
000	None	NOP
001	$AC \leftarrow AC - DR$	SUB
010	$AC \leftarrow AC \vee DR$	OR
011	$AC \leftarrow AC \wedge DR$	AND
100	$DR \leftarrow M[AR]$	READ
101	$DR \leftarrow AC$	ACTDR
110	$DR \leftarrow DR + 1$	INCDR
111	$DR(0-10) \leftarrow PC$	PCTDR

F ₃	Microoperation	Symbol
000	None	NOP
001	$AC \leftarrow AC \oplus DR$	XOR
010	$AC \leftarrow AC'$	COM
011	$AC \leftarrow \text{shl } AC$	SHL
100	$AC \leftarrow \text{shr } AC$	SHR
101	$PC \leftarrow PC + 1$	INCPC
110	$PC \leftarrow AR$	ARTPC
111	Reserved	

MICROINSTRUCTION FIELD DESCRIPTIONS - CD, BR

CD	Condition	Symbol	Comments
00	Always = 1	U	Unconditional branch
01	DR(15)	I	Indirect address bit
10	AC(15)	S	Sign bit of AC
11	AC = 0	Z	Zero value in AC

BR	Symbol	Function
00	JMP	$CAR \leftarrow AD$ if condition = 1 $CAR \leftarrow CAR + 1$ if condition = 0
01	CALL	$CAR \leftarrow AD, SBR \leftarrow CAR + 1$ if condition = 1 $CAR \leftarrow CAR + 1$ if condition = 0
10	RET	$CAR \leftarrow SBR$ (Return from subroutine)
11	MAP	$CAR(2-5) \leftarrow DR(11-14), CAR(0,1,6) \leftarrow 0$

SYMBOLIC MICROINSTRUCTIONS

- Symbols are used in microinstructions as in assembly language
- A symbolic microprogram can be translated into its binary equivalent by a microprogram assembler.

Sample Format

five fields: label; micro-ops; CD; BR; AD

Label: may be empty or may specify a symbolic address terminated with a colon

Micro-ops: consists of one, two, or three symbols separated by commas

CD: one of {U, I, S, Z}, where U: Unconditional Branch
I: Indirect address bit
S: Sign of AC
Z: Zero value in AC

BR: one of {JMP, CALL, RET, MAP}

AD: one of {Symbolic address, NEXT, empty}

SYMBOLIC MICROPROGRAM - FETCH ROUTINE

During FETCH, Read an instruction from memory and decode the instruction and update PC

Sequence of microoperations in the fetch cycle:

```
AR ← PC
DR ← M[AR], PC ← PC + 1
AR ← DR(0-10), CAR(2-5) ← DR(11-14), CAR(0,1,6) ← 0
```

Symbolic microprogram for the fetch cycle:

```
FETCH:      ORG 64
            PCTAR      U JMP NEXT
            READ, INCPC U JMP NEXT
            DRTAR      U MAP
```

Binary equivalents translated by an assembler

Binary address	F ₁	F ₂	F ₃	CD	BR	AD
1000000	110	000	000	00	00	1000001
1000001	000	100	101	00	00	1000010
1000010	101	000	000	00	11	0000000

SYMBOLIC MICROPROGRAM

- Control Storage: 128 20-bit words
- The first 64 words: Routines for the 16 machine instructions
- The last 64 words: Used for other purpose (e.g., fetch routine and other subroutines)
- Mapping: OP-code XXXX into oXXXXoo, the first address for the 16 routines are o(0 0000 00), 4(0 0001 00), 8, 12, 16, 20, ..., 60

Partial Symbolic Microprogram

Label	Microops	CD	BR	AD
ADD:	ORG 0			
	NOP		I	CALL INDRCT
	READ		U	JMP NEXT
	ADD		U	JMP FETCH
BRANCH:	ORG 4			
	NOP		S	JMP OVER
	NOP		U	JMP FETCH
OVER:	NOP		I	CALL INDRCT
	ARTPC		U	JMP FETCH
STORE:	ORG 8			
	NOP		I	CALL INDRCT
	ACTDR		U	JMP NEXT
	WRITE		U	JMP FETCH
EXCHANGE:	ORG 12			
	NOP		I	CALL INDRCT
	READ		U	JMP NEXT
	ACTDR, DRTAC		U	JMP NEXT
	WRITE		U	JMP FETCH
FETCH:	ORG 64			
	PCTAR		U	JMP NEXT
	READ, INCPC		U	JMP NEXT
	DRTAR		U	MAP
INDRCT:	READ		U	JMP NEXT
	DRTAR		U	RET


BINARY MICROPROGRAM

Micro Routine	Address		Binary Microinstruction						
	Decimal	Binary	F ₁	F ₂	F ₃	CD	BR	AD	
ADD		0	0000000	000	000	000	01	01	1000011
		1	0000001	000	100	000	00	00	0000010
	2	0000010	001	000	000	00	00	1000000	
BRANCH	3	0000011	000	000	00	00	00	1000000	
		4	0000100	000	000	000	10	00	0000110
	5	0000101	000	000	00	00	1000000		
	6	0000110	000	000	01	01	1000011		
	7	0000111	000	000	110	00	1000000		
STORE		8	0001000	000	000	000	01	01	1000011
	9	0001001	000	101	000	00	00	0001010	
		10	0001010	111	000	000	00	00	1000000
EXCHANGE		11	0001011	000	000	000	00	00	1000000
		12	0001100	000	000	000	01	01	1000011
		13	0001101	001	000	000	00	00	0001110
		14	0001110	100	101	000	00	00	0001111
		15	0001111	111	000	000	00	00	1000000
FETCH		64	1000000	110	000	000	00	00	1000001
		65	1000001	000	100	101	00	00	1000010
		66	1000010	101	000	000	00	11	0000000
INDRCT		67	1000011	000	100	000	00	00	1000100
		68	1000100	101	000	000	00	10	0000000

This microprogram can be implemented using ROM

DESIGN OF CONTROL UNIT


- DECODING ALU CONTROL INFORMATION -



Decoding of Microoperation Fields

MICROPROGRAM SEQUENCER

- NEXT MICROINSTRUCTION ADDRESS LOGIC -




MUX-1 selects an address from one of four sources and routes it into a CAR

- In-Line Sequencing → CAR + 1
- Branch, Subroutine Call → CS(AD)
- Return from Subroutine → Output of SBR
- New Machine instruction → MAP

MICROPROGRAM SEQUENCER

- CONDITION AND BRANCH CONTROL -



Input Logic


$I_1 I_0 T$	Meaning	Source of Address	$S_1 S_0$	L
000	In-Line	CAR+1	00	0
001	JMP	CS(AD)	01	0
010	In-Line	CAR+1	00	0
011	CALL	CS(AD) and SBR \leftarrow CAR+1	01	1
10X	RET	SBR	10	0
11X	MAP	DR(11-14)	11	0

$$S_1 = I_1$$

$$S_0 = I_1 I_0 + I_1' T$$

$$L = I_1' I_0 T$$

MICROPROGRAM SEQUENCER



MICROINSTRUCTION FORMAT

Information in a Microinstruction

- Control Information
- Sequencing Information
- Constant

Information which is useful when feeding into the system

These information needs to be organized in some way for

- Efficient use of the microinstruction bits
- Fast decoding

Field Encoding

- Encoding the microinstruction bits
- Encoding slows down the execution speed due to the decoding delay
- Encoding also reduces the flexibility due to the decoding hardware

HORIZONTAL AND VERTICAL MICROINSTRUCTION FORMAT

Horizontal Microinstructions

Each bit directly controls each micro-operation or each control point

Horizontal implies a long microinstruction word

Advantages: Can control a variety of components operating in parallel.

--> Advantage of efficient hardware utilization

Disadvantages: Control word bits are not fully utilized

--> CS becomes large --> Costly

Vertical Microinstructions


A microinstruction format that is not horizontal

Vertical implies a short microinstruction word


Encoded Microinstruction fields

--> Needs decoding circuits for one or two levels of decoding

One-level decoding



Two-level decoding



NANOSTORAGE AND NANOINSTRUCTION

The decoder circuits in a vertical microprogram storage organization can be replaced by a ROM

=> Two levels of control storage

First level - *Control Storage*

Second level - *Nano Storage*

Two-level microprogram

First level

-*Vertical* format Microprogram

Second level

-*Horizontal* format Nanoprogram

- Interprets the microinstruction fields, thus converts a vertical microinstruction format into a horizontal nanoinstruction format.

Usually, the microprogram consists of a large number of short microinstructions, while the nanoprogram contains fewer words with longer nanoinstructions.

TWO-LEVEL MICROPROGRAMMING - EXAMPLE

* Microprogram: 2048 microinstructions of 200 bits each

* With 1-Level Control Storage: $2048 \times 200 = 409,600$ bits

* Assumption:

256 distinct microinstructions among 2048

* With 2-Level Control Storage:

Nano Storage: 256×200 bits to store 256 distinct nanoinstructions

Control storage: 2048×8 bits

To address 256 nano storage locations 8 bits are needed

* Total 1-Level control storage: 409,600 bits

Total 2-Level control storage: 67,584 bits ($256 \times 200 + 2048 \times 8$)

