CAO: Lecture 23 Implementation of control unit, Enhancing performance with pipelining

# **Topics Covered**

- Control unit
- Timing and control
- Timing signals
- Pipelining and vector processing
- Parallel processing
- Pipeline and multiple function units
- Instruction cycle

# **CONTROL UNIT**

- Control unit (CU) of a processor translates from machine instructions to the control signals for the microoperations that implement them
- Control units are implemented in one of two ways
- Hardwired Control
  - CU is made up of sequential and combinational circuits to generate the control signals
- Microprogrammed Control
  - A control memory on the processor contains microprograms that activate the necessary control signals
- We will consider a hardwired implementation of the control unit for the Basic Computer

# TIMING AND CONTROL



# TIMING SIGNALS



#### PIPELINING AND VECTOR PROCESSING

- Parallel Processing
- Pipelining
- Arithmetic Pipeline
- Instruction Pipeline

# PARALLEL PROCESSING

Execution of *Concurrent Events* in the computing

process to achieve faster Computational Speed and

throughput.

Levels of Parallel Processing

- Job or Program level
- Task or Procedure level
- Inter-Instruction level
- Intra-Instruction level

#### PIPELINING

A technique of decomposing a sequential process into suboperations, with each subprocess being executed in a partial dedicated segment that operates concurrently with all other segments.



 $A_i * B_i + C_i$  for i = 1, 2, 3, ..., 7

#### **OPERATIONS IN EACH PIPELINE STAGE**

r					
Clock	Segment 1		Segment 2		Segment 3
NUHABE	r R1	R2	R3	R4	R5
1	A1	B1			
2	A2	B2	A1 * B1	c1	
3	A3	B3	A2 * B2	C2	A1 * B1 + ¢1
4	A4	B4	A3 * B3	C3	A2 * B2 + ¢2
5	A5	B5	A4 * B4	C4	A3 * B3 + ¢3
6	A6	B6	A5 * B5	C\$	A4 * B4 + ¢4
7	A7	B7	A6 * B6	CĞ	A5 * B5 + ¢5
8	-	_	A7 * B7	C7	A6 * B6 + C6
9					A7 * B7 + C7

#### **GENERAL PIPELINE**

General Structure of a 4-Segment Pipeline



Space-Time Diagram



### PIPELINE SPEEDUP

n: Number of tasks to be performed

Conventional Machine (Non-Pipelined)

 $\begin{array}{ll} t_n & : & Clock \ cycle \\ \tau_1 & : & Time \ required \ to \ complete \ the \ n \ tasks \\ \tau_1 & = n \ * \ t_n \end{array}$ 

Pipelined Machine (k stages)

 $\begin{array}{l} t_p: \quad \mbox{Clock cycle (time to complete each suboperation)} \\ \tau_\kappa: \quad \mbox{Time required to complete the n tasks} \\ \tau_\kappa = (k + n - 1) * t_p \end{array}$ 

Speedup

 $S_k$ : Speedup

$$S_{k} = n^{*}t_{n} / (k + n - 1)^{*}t_{p}$$

$$\lim_{n \to \infty} S_{k} = \frac{t_{n}}{t_{p}} ( = k, \text{ if } t_{n} = k^{*}t_{p} )$$

# PIPELINE AND MULTIPLE FUNCTION UNITS

#### Example

- 4-stage pipeline
- subopertion in each stage;  $t_p = 20$ nS
- 100 tasks to be executed
- 1 task in non-pipelined system; 20\*4 = 80nS



4-Stage Pipeline is basically identical to the system with 4 identical function units

**Multiple Functional Units** 

# **ARITHMETIC PIPELINE**



# **INSTRUCTION CYCLE**

Six Phases\* in an Instruction Cycle

- [1] Fetch an instruction from memory
- [2] Decode the instruction
- [3] Calculate the effective address of the operand
- [4] Fetch the operands from memory
- [5] Execute the operation
- [6] Store the result in the proper place
- \* Some instructions skip some phases
- \* Effective address calculation can be done in the part of the decoding phase
- \* Storage of the operation result into a register is done automatically in the execution phase
- ==> 4-Stage Pipeline
- [1] FI: Fetch an instruction from memory
- [2] DA: Decode the instruction and calculate the effective address of the operand
- [3] FO: Fetch the operand
- [4] EX: Execute the operation

# **INSTRUCTION PIPELINE**

Execution of Three Instructions in a 4-Stage Pipeline

Conventional



Pipelined



#### **INSTRUCTION EXECUTION IN A 4-STAGE PIPELINE**

