CAO: Lecture 20 Fetch-Decode-Execute cycle (typically 3 to 5 stage)

Topics Covered

- Program controlled data transfer
- Input-output instructions
- Program-controlled input/output
- Interrupt initiated input/output
- Flowchart for interrupt cycle
- Register transfer operations in interrupt cycle

PROGRAM CONTROLLED DATA TRANSFER



INPUT-OUTPUT INSTRUCTIONS

$$D_7 IT_3 = p$$

IR(i) = B_i, i = 6, ..., 11

	p:	SC ← o	lear SC	
INP	pB ₁₁ :	$AC(0-7) \leftarrow INPR, FGI \leftarrow 0$	Input char. to	AC
OUT	pB ₁₀ :	$OUTR \leftarrow AC(0-7), FGO \leftarrow 0$	Output char. 1	from AC
SKI	pB _o :	if(FGI = 1) then (PC \leftarrow PC + 1)	kip on input flag	
SKO	pB ₈ :	if(FGO = 1) then (PC ← PC + 1)	kip on output flag	
ION	pB ₇ :	IEN ← 1	Interrupt ena	ble on
IOF	pB ₆ :	IEN ← o	Interrupt ena	ble off

PROGRAM-CONTROLLED INPUT/OUTPUT

Program-controlled I/O

- Continuous CPU involvement
 - I/O takes valuable CPU time
- CPU slowed down to I/O speed
- Simple
- Least hardware

Input

LOOP, SKI DEV BUN LOOP INP DEV

Output

LOOP, LDA DATA LOP, SKO DEV BUN LOP OUT DEV

INTERRUPT INITIATED INPUT/OUTPUT

Open communication only when some data has to be passed --> interrupt.

- The I/O interface, instead of the CPU, monitors the I/O device.
- When the interface founds that the I/O device is ready for data transfer, it generates an interrupt request to the CPU
- Upon detecting an interrupt, the CPU stops momentarily the task it is doing, branches to the service routine to process the data transfer, and then returns to the task it was performing.

*

- IEN (Interrupt-enable flip-flop)
 - can be set and cleared by instructions
 - when cleared, the computer cannot be interrupted

FLOWCHART FOR INTERRUPT CYCLE



- The interrupt cycle is a HW implementation of a branch and save return address operation.
- At the beginning of the next instruction cycle, the instruction that is read from memory is in address 1.
- At memory address 1, the programmer must store a branch instruction that sends the control to an interrupt service routine
- The instruction that returns the control to the original program is "indirect BUN o"

REGISTER TRANSFER OPERATIONS IN INTERRUPT CYCLE



Register Transfer Statements for Interrupt Cycle - R F/F \leftarrow 1 if IEN (FGI + FGO)T₀'T₁'T₂' \Leftrightarrow T₀'T₁'T₂' (IEN)(FGI + FGO): R \leftarrow 1

 The fetch and decode phases of the instruction cycle must be modified → Replace T₀, T₁, T₂ with R'T₀, R'T₁, R'T₂
The interrupt cycle :

RT₀:	$AR \leftarrow o, TR \leftarrow PC$	
RT₁:	$M[AR] \leftarrow TR, PC \leftarrow o$	
RT_:	$PC \leftarrow PC + 1$, $IEN \leftarrow 0$, $R \leftarrow 0$, $SC \leftarrow 0$	