Faculty: Parul BansalSemester: IVClass: ECSCourse Code

Course Code: CSE-210-F

Subject: Computer Architecture and Organization

Section: A

S. No.	Topic :- Boolean Algebra	Time Allotted:-
1.	Introduction Boolean algebra and Logic gates, Combinational logic blocks(Adders, Multiplexers, Encoders, de-coder), Sequential logic blocks(Latches, Flip-Flops, Registers, Counters) Store program control concept, Flynn's classification of computers (SISD, MISD, MIMD); Multilevel viewpoint of a machine: digital logic, micro architecture, ISA, operating systems, high level language; structured organization; CPU, caches, main memory, secondary memory units & I/O; Performance metrics; MIPS, MFLOPS.	05 min
2	<ul> <li>Division of the Topic</li> <li>Boolean Algebra</li> <li>Axioms</li> <li>Terminology</li> <li>N-bit boolean algebra</li> <li>Named theorems</li> </ul>	30
3.	Conclusion Study and concepts of Boolean algebra were explained.	10

Assignment to be given: - What are the axioms?

- Computer system architecture by Morris Mano.
- Computer architecture and organization by John P Hayes

Faculty: Parul Bansal

# Lecture Plan 2

Class: ECS

Semester: IV

Course Code: CSE-210-F

Subject: Computer Architecture and Organization

Section: A

S. No.	Topic :- Logic Gates	Time Allotted:-
1.	Introduction Boolean algebra and Logic gates, Combinational logic blocks(Adders, Multiplexers, Encoders, de-coder), Sequential logic blocks(Latches, Flip-Flops, Registers, Counters) Store program control concept, Flynn's classification of computers (SISD, MISD, MIMD); Multilevel viewpoint of a machine: digital logic, micro architecture, ISA, operating systems, high level language; structured organization; CPU, caches, main memory, secondary memory units & I/O; Performance metrics; MIPS, MFLOPS.	05 min
2	<ul> <li>Division of the Topic</li> <li>NOT gate</li> <li>AND gate</li> <li>OR gate</li> <li>XOR gate</li> <li>What are digital circuits?</li> <li>NOR gate</li> </ul>	30
3.	Conclusion Through understanding of all logic gates ,all axioms of Boolean algebra was given And k maps were discussed in details.	10

Assignment to be given: - How to make XOR gate from NAND?

- Computer system architecture by Morris Mano.
- Computer architecture and organization by John P Hayes

Faculty: Parul Bansal

# Lecture Plan 3

Class: ECS

Semester: IV

Course Code: CSE-210-F

Subject: Computer Architecture and Organization

Section: A

S. No.	Topic :- Logic Gates	Time Allotted:-
1.	Introduction Boolean algebra and Logic gates, Combinational logic blocks(Adders, Multiplexers, Encoders, de-coder), Sequential logic blocks(Latches, Flip-Flops, Registers, Counters) Store program control concept, Flynn's classification of computers (SISD, MISD, MIMD); Multilevel viewpoint of a machine: digital logic, micro architecture, ISA, operating systems, high level language; structured organization; CPU, caches, main memory, secondary memory units & I/O; Performance metrics; MIPS, MFLOPS.	05 min
2	Division of the Topic	
	Solving circuit expressions, examples	30
3.	Conclusion	10
	Examples of logic gates was discussed	

### Assignment to be given: - Nil

- Computer system architecture by Morris Mano.
- Computer architecture and organization by John P Hayes

Doc. No.: DCE/0/15 Revision: 00

# Lecture Plan 4

Faculty: Parul BansalSemester: IVClass: ECSCourse

Course Code: CSE-210-F

Subject: Computer Architecture and Organization

Section: A

S. No.	Topic :- Combinational logic blocks	Time Allotted:-
1.	Introduction Boolean algebra and Logic gates, Combinational logic blocks(Adders, Multiplexers, Encoders, de-coder), Sequential logic blocks(Latches, Flip-Flops, Registers, Counters) Store program control concept, Flynn's classification of computers (SISD, MISD, MIMD); Multilevel viewpoint of a machine: digital logic, micro architecture, ISA, operating systems, high level language; structured organization; CPU, caches, main memory, secondary memory units & I/O; Performance metrics; MIPS, MFLOPS.	05 min
2	<ul> <li>Division of the Topic</li> <li>NAND-only Logic circuits</li> <li>Integrated circuits</li> <li>An SSI chip contains independent NAND gates</li> </ul>	30
3.	Conclusion Introduction to integrated circuits	10

Assignment to be given: - what are integrated circuits?

- Computer system architecture by Morris Mano.
- Computer architecture and organization by John P Hayes

Doc. No.: DCE/0/15 Revision: 00

Faculty: Parul Bansal

# Lecture Plan 5

Class: ECS

Course Code: CSE-210-F

Subject: Computer Architecture and Organization

Semester: IV

Section: A

S. No.	Topic :- Combinational logic blocks	Time Allotted:-
1.	Introduction Boolean algebra and Logic gates, Combinational logic blocks(Adders, Multiplexers, Encoders, de-coder), Sequential logic blocks(Latches, Flip-Flops, Registers, Counters) Store program control concept, Flynn's classification of computers (SISD, MISD, MIMD); Multilevel viewpoint of a machine: digital logic, micro architecture, ISA, operating systems, high level language; structured organization; CPU, caches, main memory, secondary memory units & I/O; Performance metrics; MIPS, MFLOPS.	05 min
2	<ul> <li>Division of the Topic</li> <li>Examples of Combinational circuits</li> <li>Decoder</li> <li>2:4 Decoder</li> <li>3:8 Decoder</li> <li>Gombinational Circuit Design with Decoders</li> <li>Multiplexers</li> </ul>	30
3.	Conclusion Introduction to Combinational logic blocks	10

Assignment to be given: - Draw 3:8 decoder truth table.

- Computer system architecture by Morris Mano.
- Computer architecture and organization by John P Hayes

Faculty: Parul Bansal

# Lecture Plan 6

Class: ECS

Semester: IV

Course Code: CSE-210-F

Subject: Computer Architecture and Organization

Section: A

S. No.	Topic :- Sequential logic blocks	Time Allotted:-
1.	Introduction Boolean algebra and Logic gates, Combinational logic blocks(Adders, Multiplexers, Encoders, de-coder), Sequential logic blocks(Latches, Flip-Flops, Registers, Counters) Store program control concept, Flynn's classification of computers (SISD, MISD, MIMD); Multilevel viewpoint of a machine: digital logic, micro architecture, ISA, operating systems, high level language; structured organization; CPU, caches, main memory, secondary memory units & I/O; Performance metrics; MIPS, MFLOPS.	05 min
2	<ul> <li>Division of the Topic</li> <li>Overview</li> <li>Sequential Circuits</li> <li>Cross-coupled Inverters</li> <li>S-R Latch with NORs</li> <li>S-R Latch with NANDs</li> <li>D Latch</li> <li>Symbols for Latches</li> </ul>	30
3.	Conclusion Introduction to Sequential logic blocks	10

Assignment to be given: - What are sequential circuits?

- Computer system architecture by Morris Mano.
- Computer architecture and organization by John P Hayes

Faculty: Parul Bansal

# Lecture Plan 7

Class: ECS

Semester: IV

Course Code: CSE-210-F

Subject: Computer Architecture and Organization

Section: A

S. No.	Topic :- Sequential logic blocks	Time Allotted:-
1.	Introduction Boolean algebra and Logic gates, Combinational logic blocks(Adders, Multiplexers, Encoders, de-coder), Sequential logic blocks(Latches, Flip-Flops, Registers, Counters) Store program control concept, Flynn's classification of computers (SISD, MISD, MIMD); Multilevel viewpoint of a machine: digital logic, micro architecture, ISA, operating systems, high level language; structured organization; CPU, caches, main memory, secondary memory units & I/O; Performance metrics; MIPS, MFLOPS.	05 min
2	<ul> <li>Division of the Topic</li> <li>Overview</li> <li>Register with Parallel Load</li> <li>Register with Load Control</li> <li>Shift Registers</li> <li>Parallel Data Transfer</li> </ul>	30
3.	Conclusion Examples of Sequential logic blocks	10

Assignment to be given: - Explain shift registers by example

- Computer system architecture by Morris Mano.
- Computer architecture and organization by John P Hayes

Doc. No.: DCE/0/15 Revision: 00

# Lecture Plan 8

Faculty: Parul BansalSemester: IVClass: ECSCourse Code: CSE-210-F

Subject: Computer Architecture and Organization

Section: A

S. No.	Topic :- Stored Program Concept	Time Allotted:-
1.	Introduction Boolean algebra and Logic gates, Combinational logic blocks(Adders, Multiplexers, Encoders, de-coder), Sequential logic blocks(Latches, Flip-Flops, Registers, Counters) Store program control concept, Flynn's classification of computers (SISD, MISD, MIMD); Multilevel viewpoint of a machine: digital logic, micro architecture, ISA, operating systems, high level language; structured organization; CPU, caches, main memory, secondary memory units & I/O; Performance metrics; MIPS, MFLOPS.	05 min
2	<ul> <li>Division of the Topic</li> <li>Stored program concept</li> <li>Design of the von Neumann architecture</li> </ul>	30
3.	Conclusion Introduction to Stored Program Concept	10

Assignment to be given: - What is von Neumann architecture

- Computer system architecture by Morris Mano.
- Computer architecture and organization by John P Hayes

Course Code: CSE-210-F

Section: A

Faculty: Parul Bansal

Semester: IV

Class: ECS

Subject: Computer Architecture and Organization

Time S. No. Topic :- Flynn's Classification Allotted:-1. Introduction Boolean algebra and Logic gates, Combinational logic blocks(Adders, Multiplexers, 05 min Encoders, de-coder), Sequential logic blocks(Latches, Flip-Flops, Registers, Counters) Store program control concept, Flynn's classification of computers (SISD, MISD, MIMD); Multilevel viewpoint of a machine: digital logic, micro architecture, ISA, operating systems, high level language; structured organization; CPU, caches, main memory, secondary memory units & I/O; Performance metrics; MIPS, MFLOPS. 2 Division of the Topic Flynn's classification of computers 30 SIMD Computer System MISD Computer System MIMD Computer System 3. Conclusion 10 Introduction to Flynn's classification of computers

Assignment to be given: - Differentiate SIMD and MISD.

- Computer system architecture by Morris Mano.
- Computer architecture and organization by John P Hayes

Course Code: CSE-210-F

Faculty: Parul Bansal

Semester: IV

Class: ECS

Subject: Computer Architecture and Organization

Section: A

S. No.	Topic :- Multilevel viewpoint	Time Allotted:-
1.	Introduction Boolean algebra and Logic gates, Combinational logic blocks(Adders, Multiplexers, Encoders, de-coder), Sequential logic blocks(Latches, Flip-Flops, Registers, Counters) Store program control concept, Flynn's classification of computers (SISD, MISD, MIMD); Multilevel viewpoint of a machine: digital logic, micro architecture, ISA, operating systems, high level language; structured organization; CPU, caches, main memory, secondary memory units & I/O; Performance metrics; MIPS, MFLOPS.	05 min
2	<ul> <li>Division of the Topic</li> <li>Multilevel View Point of A Machine</li> <li>The Computer Level Hierarchy</li> <li>Hardwired Control</li> <li>Micro programmed Control</li> <li>Instruction Set Architecture (ISA)</li> <li>Actual Multilevel Computer</li> </ul>	30
3.	Conclusion Introduction to Multilevel viewpoint	10

Assignment to be given: - What is ISA?

- Computer system architecture by Morris Mano.
- Computer architecture and organization by John P Hayes

Course Code: CSE-210-F

Faculty: Parul Bansal

Semester: IV

Class: ECS

Subject: Computer Architecture and Organization

Section: A

S. No.	Topic :- Multilevel viewpoint	Time Allotted:-
1.	Introduction Boolean algebra and Logic gates, Combinational logic blocks(Adders, Multiplexers, Encoders, de-coder), Sequential logic blocks(Latches, Flip-Flops, Registers, Counters) Store program control concept, Flynn's classification of computers (SISD, MISD, MIMD); Multilevel viewpoint of a machine: digital logic, micro architecture, ISA, operating systems, high level language; structured organization; CPU, caches, main memory, secondary memory units & I/O; Performance metrics; MIPS, MFLOPS.	05 min
2	<ul> <li>Division of the Topic</li> <li>Operating System Machine</li> <li>What is an OS</li> <li>Goal of OS</li> <li>Instruction Set Representation</li> <li>Instruction Formats</li> <li>Registers</li> <li>CPU</li> </ul>	30
3.	Conclusion Details of Multilevel viewpoint	10

Assignment to be given: - Nil

- Computer system architecture by Morris Mano.
- Computer architecture and organization by John P Hayes

Course Code: CSE-210-F

Faculty: Parul Bansal

Semester: IV

Class: ECS

Subject: Computer Architecture and Organization

Section: A

S. No.	<b>Topic :-</b> Performance Metrics	Time Allotted:-
1.	Introduction Boolean algebra and Logic gates, Combinational logic blocks(Adders, Multiplexers, Encoders, de-coder), Sequential logic blocks(Latches, Flip-Flops, Registers, Counters) Store program control concept, Flynn's classification of computers (SISD, MISD, MIMD); Multilevel viewpoint of a machine: digital logic, micro architecture, ISA, operating systems, high level language; structured organization; CPU, caches, main memory, secondary memory units & I/O; Performance metrics; MIPS, MFLOPS.	05 min
2	<ul> <li>Division of the Topic</li> <li>What is a performance metric?</li> <li>Performance Measures</li> <li>MFLOPS</li> </ul>	30
3.	Conclusion Details of Performance Metrics	10

Assignment to be given: - What are MFLOPS?

- Computer system architecture by Morris Mano.
- Computer architecture and organization by John P Hayes

Course Code: CSE-210-F

Faculty: Parul BansalSemester: IV

Class: ECS

Subject: Computer Architecture and Organization

#### Section: B

S. No.	Topic :- CISC	Time Allotted:-
1.	Introduction Instruction set based classification of processors (RISC, CISC, and their comparison); addressing modes: register, immediate, direct, indirect, indexed; Operations in the instruction set; Arithmetic and Logical, Data Transfer, Control Flow; Instruction set formats (fixed, variable, hybrid); Language of the machine: 8086 ; simulation using MSAM.	05 min
2	<ul> <li>Division of the Topic</li> <li>Instruction Format</li> <li>Instruction Representation</li> <li>CISC</li> <li>CISC Attributes</li> <li>CISC Characteristics</li> </ul>	30
3.	Conclusion Introduction to CISC architecture	10

### Assignment to be given: - Nil

- Computer system architecture by Morris Mano.
- Computer architecture and organization by John P Hayes

Class: ECS

Semester: IV

Course Code: CSE-210-F

Subject: Computer Architecture and Organization

**Faculty: Parul Bansal** 

Section: B

Time S. No. **Topic :-** RISC Allotted:-1. Introduction Instruction set based classification of processors (RISC, CISC, and their comparison); 05 min addressing modes: register, immediate, direct, indirect, indexed; Operations in the instruction set; Arithmetic and Logical, Data Transfer, Control Flow; Instruction set formats (fixed, variable, hybrid); Language of the machine: 8086; simulation using MSAM. 2 Division of the Topic What is **RISC**? 30 **OVERLAPPED REGISTER WINDOWS** CISC versus RISC 3. Conclusion 10 Introduction to RISC architecture

Assignment to be given: - Compare CISC and RISC

- Computer system architecture by Morris Mano.
- Computer architecture and organization by John P Hayes

Course Code: CSE-210-F

Faculty: Parul BansalSemester: IV

Class: ECS

Subject: Computer Architecture and Organization

#### Section: B

S. No.	Topic :- Addressing modes	Time Allotted:-
1.	Introduction Instruction set based classification of processors (RISC, CISC, and their comparison); addressing modes: register, immediate, direct, indirect, indexed; Operations in the instruction set; Arithmetic and Logical, Data Transfer, Control Flow; Instruction set formats (fixed, variable, hybrid); Language of the machine: 8086 ; simulation using MSAM.	05 min
2	<ul> <li>Division of the Topic</li> <li>Central Processing Unit Addressing modes</li> <li>Numerical example</li> <li>Immediate Mode</li> <li>Indirect Mode</li> <li>Indexing Mode</li> <li>Relative Mode</li> </ul>	30
3.	Conclusion Introduction to addressing modes	10

### Assignment to be given: - Explain indirect addressing

- Computer system architecture by Morris Mano.
- Computer architecture and organization by John P Hayes

Faculty: Parul BansalSemester: IVClass: ECSCourse Code: CSE-210-F

Subject: Computer Architecture and Organization

Section: B

S. No.	Topic :- Instruction Set Formats	Time Allotted:-
1.	Introduction Instruction set based classification of processors (RISC, CISC, and their comparison); addressing modes: register, immediate, direct, indirect, indexed; Operations in the instruction set; Arithmetic and Logical, Data Transfer, Control Flow; Instruction set formats (fixed, variable, hybrid); Language of the machine: 8086 ; simulation using MSAM.	05 min
2	<ul> <li>Division of the Topic</li> <li>Central Processing Unit Instruction Formats</li> <li>Three address instruction</li> <li>Two address instruction</li> <li>One address instruction</li> <li>Zero address instruction</li> </ul>	30
3.	Conclusion Introduction to Instruction Set Formats	10

### Assignment to be given: - Nil

- Computer system architecture by Morris Mano.
- Computer architecture and organization by John P Hayes

Faculty: Parul BansalSemester: IVClass: ECS

Course Code: CSE-210-F

Subject: Computer Architecture and Organization

Section: C

S. No.	Topic :- CPU Architecture Types	Time Allotted:-
1.	Introduction CPU Architecture types (accumulator, register, stack, memory/ register) detailed data path of a typical register based CPU, Fetch-Decode-Execute cycle (typically 3 to 5 stage); microinstruction sequencing, implementation of control unit, Enhancing performance with pipelining. The need for a memory hierarchy (Locality of reference principle, Memory hierarchy in practice: Cache, main memory and secondary memory, Memory parameters: access/ cycle time, cost per bit); Main memory (Semiconductor RAM & ROM organization, memory expansion, Static & dynamic memory types); Cache memory (Associative & direct mapped cache organizations. Division of the Topic	05 min
	<ul> <li>(Central Processing Unit) CPU Introduction</li> <li>CPU Organization Accumulator based CPU</li> <li>CPU Organization Register based CPU</li> <li>CPU</li> <li>CPU General Register Organization</li> <li>Stack organisation</li> </ul>	30
3.	Conclusion	10
	Introduction to CPU Architecture Types was given	

Assignment to be given: - Explain stack organisation

- Computer system architecture by Morris Mano.
- Computer architecture and organization by John P Hayes

Faculty: Parul BansalSemester: IVClass: ECS

Course Code: CSE-210-F

Subject: Computer Architecture and Organization

Section: C

S. No.	<b>Topic :-</b> Fetch decode execute cycle	Time Allotted:-
1.	Introduction CPU Architecture types (accumulator, register, stack, memory/ register) detailed data path of a typical register based CPU, Fetch-Decode-Execute cycle (typically 3 to 5 stage); microinstruction sequencing, implementation of control unit, Enhancing performance with pipelining. The need for a memory hierarchy (Locality of reference principle, Memory hierarchy in practice: Cache, main memory and secondary memory, Memory parameters: access/ cycle time, cost per bit); Main memory (Semiconductor RAM & ROM organization, memory expansion, Static & dynamic memory types); Cache memory (Associative & direct mapped cache organizations. Division of the Topic	05 min
	<ul> <li>Instruction cycle</li> <li>Fetch and decode</li> <li>Register reference instructions</li> <li>Memory reference instructions</li> <li>Flowchart for memory reference instructions</li> <li>Input-output and interrupt</li> </ul>	30
3.	Conclusion	10
	Introduction to Fetch decode execute cycle was given	

### Assignment to be given: - Nil

- Computer system architecture by Morris Mano.
- Computer architecture and organization by John P Hayes

Faculty: Parul BansalSemester: IVClass: ECS

Course Code: CSE-210-F

Subject: Computer Architecture and Organization

Section: C

S. No.	Topic :- Fetch decode execute cycle	Time Allotted:-
1.	Introduction CPU Architecture types (accumulator, register, stack, memory/ register) detailed data path of a typical register based CPU, Fetch-Decode-Execute cycle (typically 3 to 5 stage); microinstruction sequencing, implementation of control unit, Enhancing performance with pipelining. The need for a memory hierarchy (Locality of reference principle, Memory hierarchy in practice: Cache, main memory and secondary memory, Memory parameters: access/ cycle time, cost per bit); Main memory (Semiconductor RAM & ROM organization, memory expansion, Static & dynamic memory types); Cache memory (Associative & direct mapped cache organizations. Division of the Topic	05 min
	<ul> <li>Program controlled data transfer</li> <li>Input-output instructions</li> <li>Program-controlled input/output</li> <li>Interrupt initiated input/output</li> <li>Flowchart for interrupt cycle</li> <li>Register transfer operations in interrupt cycle</li> </ul>	30
3.	Conclusion	10
	Introduction to Fetch decode execute cycle was given	

### Assignment to be given: - Nil

- Computer system architecture by Morris Mano.
- Computer architecture and organization by John P Hayes

Course Code: CSE-210-F

Faculty: Parul Bansal

S. No. | Topic :- Memory hierarchy

Semester: IV

Class: ECS

Subject: Computer Architecture and Organization

Section: C Time Allotte

		Anotted:-
1.	Introduction CPU Architecture types (accumulator, register, stack, memory/ register) detailed data path of a typical register based CPU, Fetch-Decode-Execute cycle (typically 3 to 5 stage); microinstruction sequencing, implementation of control unit, Enhancing performance with pipelining. The need for a memory hierarchy (Locality of reference principle, Memory hierarchy in practice: Cache, main memory and secondary memory, Memory parameters: access/ cycle time, cost per bit); Main memory (Semiconductor RAM & ROM organization, memory expansion, Static & dynamic memory types); Cache memory (Associative & direct mapped cache organizations. Division of the Topic	05 min
	<ul> <li>Memory organization</li> <li>Memory hierarchy</li> <li>Main memory</li> <li>Memory address map</li> <li>Connection of memory to cpu</li> <li>Auxiliary memory</li> <li>Associative memory</li> </ul>	30
3.	Conclusion	10
	Introduction to Memory hierarchy was given	
1		

#### Assignment to be given: - Nil

- Computer system architecture by Morris Mano.
- Computer architecture and organization by John P Hayes

Course Code: CSE-210-F

Section: D

Faculty: Parul Bansal

Semester: IV

Class: ECS

Subject: Computer Architecture and Organization

Time S. No. **Topic :-** Parallelism Allotted:-1. Introduction Goals of parallelism (Exploitation of concurrency, throughput enhancement); 05 min Amdahl's law; Instruction level parallelism (pipelining, super scaling -basic features); Processor level parallelism (Multiprocessor systems overview). Instruction codes, computer register, computer instructions, timing and control, instruction cycle, type of instructions, memory reference, register reference. I/O reference, Basics of Logic Design, accumulator logic, Control memory, address micro-instruction formats. micro-program sequencer. sequencing, Stack Organization, Instruction Formats, Types of interrupts; Memory Hierarchy, 2 Division of the Topic Goals of Parallelism 30 **Exploitation of Concurrency** Types of Parallelism **Instruction Pipeline** Four segment CPU Pipeline Timing of Instruction Pipeline **Pipeline Conflicts** Instruction-level parallelism (ILP) 10 Processor Level Parallelism 3. Conclusion Introduction to parallelism was given

Assignment to be given: - What are the Goals of Parallelism

- Computer system architecture by Morris Mano.
- Computer architecture and organization by John P Hayes

Faculty: Parul BansalSemester: IVClass: ECSCo

Course Code: CSE-210-F

Section: D

Subject: Computer Architecture and Organization

Time S. No. Topic :- Amdahl's Law Allotted:-1. Introduction Goals of parallelism (Exploitation of concurrency, throughput enhancement); 05 min Amdahl's law; Instruction level parallelism (pipelining, super scaling -basic features): Processor level parallelism (Multiprocessor systems overview). Instruction codes, computer register, computer instructions, timing and control, instruction cycle, type of instructions, memory reference, register reference. I/O reference, Basics of Logic Design, accumulator logic, Control memory, address sequencing. micro-instruction formats, micro-program sequencer. Stack Organization, Instruction Formats, Types of interrupts; Memory Hierarchy. 2 Division of the Topic Amdahl's law 30 **Basic Page Replacement** Modes of transfer Programmed I/O Interrupt Initiated IO Types of Interrupt DMA (Direct Memory Access) 3. Conclusion 10 Introduction to Amdahl's Law was given

### Assignment to be given: - Nil

- Computer system architecture by Morris Mano.
- Computer architecture and organization by John P Hayes

Faculty: Parul BansalSemester: IVClass: ECS

Course Code: CSE-210-F

Section: D

Subject: Computer Architecture and Organization

S. No.	Topic :- Control Unit	Time Allotted:-
1.	Introduction Goals of parallelism (Exploitation of concurrency, throughput enhancement); Amdahl's law; Instruction level parallelism (pipelining, super scaling –basic features); Processor level parallelism (Multiprocessor systems overview). Instruction codes, computer register, computer instructions, timing and control, instruction cycle, type of instructions, memory reference, register reference. I/O reference, Basics of Logic Design, accumulator logic, Control memory, address sequencing, micro-instruction formats, micro-program sequencer, Stack Organization, Instruction Formats, Types of interrupts; Memory Hierarchy. Division of the Topic	05 min
3.	<ul> <li>Control unit</li> <li>Timing and control</li> <li>Timing signals</li> <li>Pipelining and vector processing</li> <li>Parallel processing</li> <li>Pipeline and multiple function units</li> <li>Instruction cycle</li> <li>Conclusion</li> </ul>	30
	Introduction to control unit was given	

### Assignment to be given: - Nil

- Computer system architecture by Morris Mano.
- Computer architecture and organization by John P Hayes

Faculty: Parul BansalSemester: IVClass: ECSCourse

Course Code: CSE-210-F

Subject: Computer Architecture and Organization

Section: D

S. No.	Topic :- Memory reference	Time Allotted:-
1.	Introduction Goals of parallelism (Exploitation of concurrency, throughput enhancement); Amdahl's law; Instruction level parallelism (pipelining, super scaling –basic features); Processor level parallelism (Multiprocessor systems overview). Instruction codes, computer register, computer instructions, timing and control, instruction cycle, type of instructions, memory reference, register reference. I/O reference, Basics of Logic Design, accumulator logic, Control memory, address sequencing, micro-instruction formats, micro-program sequencer, Stack Organization, Instruction Formats, Types of interrupts; Memory Hierarchy. Division of the Topic	05 min
	<ul> <li>Common bus system</li> <li>Computer instructions</li> <li>Memory reference instruction</li> <li>Register reference instruction</li> <li>Input-output instruction</li> </ul>	30
3.	Conclusion	10
	Introduction to memory reference was given	

Assignment to be given: - What is Memory reference instruction?

- Computer system architecture by Morris Mano.
- Computer architecture and organization by John P Hayes

Doc. No.: DCE/0/15 Revision: 00

# Lecture Plan 25

Faculty: Parul BansalSemester: IVClass: ECS

Course Code: CSE-210-F

Subject: Computer Architecture and Organization

Section: D

S. No.	Topic :- Microinstruction sequencing	Time Allotted:-
1.	Introduction Goals of parallelism (Exploitation of concurrency, throughput enhancement); Amdahl's law; Instruction level parallelism (pipelining, super scaling –basic features); Processor level parallelism (Multiprocessor systems overview). Instruction codes, computer register, computer instructions, timing and control, instruction cycle, type of instructions, memory reference, register reference. I/O reference, Basics of Logic Design, accumulator logic, Control memory, address sequencing, micro-instruction formats, micro-program sequencer, Stack Organization, Instruction Formats, Types of interrupts; Memory Hierarchy. Division of the Topic	05 min
	<ul> <li>Microprogrammed control</li> <li>Comparison of control unit implementations</li> <li>Microinstruction sequencing</li> <li>Conditional branch</li> <li>Mapping of instructions</li> <li>Microprogram example</li> </ul>	30
3.	Conclusion Introduction to Microinstruction sequencing was given	

Assignment to be given: - Nil

- Computer system architecture by Morris Mano.
- Computer architecture and organization by John P Hayes

Course Code: CSE-210-F

Faculty: Parul Bansal

Semester: IV

Class: ECS

Subject: Computer Architecture and Organization

Section: D

S. No.	Topic :- Microinstruction sequencing	Time Allotted:-
1.	Introduction Goals of parallelism (Exploitation of concurrency, throughput enhancement); Amdahl's law; Instruction level parallelism (pipelining, super scaling –basic features); Processor level parallelism (Multiprocessor systems overview). Instruction codes, computer register, computer instructions, timing and control, instruction cycle, type of instructions, memory reference, register reference. I/O reference, Basics of Logic Design, accumulator logic, Control memory, address sequencing, micro-instruction formats, micro-program sequencer, Stack Organization, Instruction Formats, Types of interrupts; Memory Hierarchy. Division of the Topic	05 min
	<ul> <li>Machine instruction format</li> <li>Microinstruction field descriptions</li> <li>Symbolic microinstructions</li> <li>Symbolic microprogram</li> <li>Design of control unit</li> <li>Microprogram sequencer</li> <li>Nanostorage and nanoinstruction</li> </ul>	30
3.	Conclusion Introduction to Microinstruction sequencing was given	

Assignment to be given: - Nil

- Computer system architecture by Morris Mano.
- Computer architecture and organization by John P Hayes

Course Code: CSE-210-F

Section: D

Faculty: Parul Bansal

Semester: IV

Class: ECS

Subject: Computer Architecture and Organization

Time S. No. **Topic :-** 8086 Allotted:-1. Introduction Goals of parallelism (Exploitation of concurrency, throughput enhancement); 05 min Amdahl's law; Instruction level parallelism (pipelining, super scaling -basic features); Processor level parallelism (Multiprocessor systems overview). Instruction codes, computer register, computer instructions, timing and control, instruction cycle, type of instructions, memory reference, register reference. I/O reference, Basics of Logic Design, accumulator logic, Control memory, address micro-instruction formats. micro-program sequencer. sequencing, Stack Organization, Instruction Formats, Types of interrupts; Memory Hierarchy. 2 Division of the Topic Features of 8086 Microprocessor 30 8086 microprocessor 20 bits address bus? 8086 INTERNAL ARCHITECTURE BIU and EU Pin diagram 3. Conclusion 10 Introduction to 8086 microprocessor was given

Assignment to be given: - What is BIU?

- Computer system architecture by Morris Mano.
- Computer architecture and organization by John P Hayes

Course Code: CSE-210-F

Section: D

Faculty: Parul Bansal

Semester: IV

Class: ECS

Subject: Computer Architecture and Organization

Time S. No. **Topic :-** 8086 registers Allotted:-1. Introduction Goals of parallelism (Exploitation of concurrency, throughput enhancement); 05 min Amdahl's law; Instruction level parallelism (pipelining, super scaling -basic features); Processor level parallelism (Multiprocessor systems overview). Instruction codes, computer register, computer instructions, timing and control, instruction cycle, type of instructions, memory reference, register reference. I/O reference, Basics of Logic Design, accumulator logic, Control memory, address micro-instruction formats. micro-program sequencer. sequencing, Stack Organization, Instruction Formats, Types of interrupts; Memory Hierarchy. 2 Division of the Topic Registers 30 Code segment Stack segment Data segment Extra segment Accumulator **Base Register Count Register** 10 Data Register Index registers Flags 3. Conclusion Introduction to 8086 registers was given

Assignment to be given: - What is the function of code segment?

- Computer system architecture by Morris Mano.
- Computer architecture and organization by John P Hayes

Course Code: CSE-210-F

Faculty: Parul Bansal

Semester: IV

Class: ECS

Subject: Computer Architecture and Organization

Section: D

S. No.	Topic :- 8086 instructions	Time Allotted:-
1.	Introduction Goals of parallelism (Exploitation of concurrency, throughput enhancement); Amdahl's law; Instruction level parallelism (pipelining, super scaling –basic features); Processor level parallelism (Multiprocessor systems overview). Instruction codes, computer register, computer instructions, timing and control, instruction cycle, type of instructions, memory reference, register reference. I/O reference, Basics of Logic Design, accumulator logic, Control memory, address sequencing, micro-instruction formats, micro-program sequencer, Stack Organization, Instruction Formats, Types of interrupts; Memory Hierarchy. Division of the Topic	05 min
	<ul> <li>8086 instruction set</li> <li>Addressing modes</li> <li>Data Transfer Instructions</li> <li>Logical Instructions</li> <li>Shift and Rotate Instructions</li> <li>Arithmetic Instructions</li> <li>Transfer Instructions</li> <li>Loop Control</li> <li>String Instructions</li> <li>Repeat instructions</li> <li>Processor Control Instructions</li> </ul>	30
3.	Conclusion Introduction to 8086 instructions was given	

### Assignment to be given: - Nil

- Computer system architecture by Morris Mano.
- Computer architecture and organization by John P Hayes

Course Code: CSE-210-F

Faculty: Parul Bansal

Semester: IV

Class: ECS

Subject: Computer Architecture and Organization

Section: D

S. No.	Topic :- 8086 timing & control	Time Allotted:-
1.	Introduction Goals of parallelism (Exploitation of concurrency, throughput enhancement); Amdahl's law; Instruction level parallelism (pipelining, super scaling –basic features); Processor level parallelism (Multiprocessor systems overview). Instruction codes, computer register, computer instructions, timing and control, instruction cycle, type of instructions, memory reference, register reference. I/O reference, Basics of Logic Design, accumulator logic, Control memory, address sequencing, micro-instruction formats, micro-program sequencer, Stack Organization, Instruction Formats, Types of interrupts; Memory Hierarchy. Division of the Topic	05 min
	<ul> <li>Microprocessors-8086</li> <li>Microcomputer</li> <li>8086 buses</li> <li>Machine cycle</li> <li>Timing sequence</li> <li>Read cycle</li> <li>Write cycle</li> </ul>	30
3.	Conclusion Introduction to 8086 timing & control was given	

Assignment to be given: - Draw read & write cycles.

- Computer system architecture by Morris Mano.
- Computer architecture and organization by John P Hayes